summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2018-04-06arch-arm: Fix AArch32 branch instructions disassembleGiacomo Travaglini
2018-04-06arch-arm: Fix secure write of SCTLR when EL3 is AArch64Giacomo Travaglini
2018-04-06arch-arm: Correct mcrr,mrrc disassembleGiacomo Travaglini
2018-04-06mem: Remove unused 'using namespace'Daniel R. Carvalho
2018-04-06mem-cache: Move insertBlock functionality in FALRUDaniel R. Carvalho
2018-04-06mem-cache: Create LIP Replacement PolicyDaniel R. Carvalho
2018-04-06mem-cache: Create BIP Replacement PolicyDaniel R. Carvalho
2018-04-05mem-cache: Use Packet functions to write data blocksDaniel R. Carvalho
2018-04-05dev: Make sure the EtherTap device uses the right event queue.Gabe Black
2018-03-30base: Make bitunion output functions static/inline.Gabe Black
2018-03-30mem-cache: Remove unused return value from the recvTimingReq funcNikos Nikoleris
2018-03-30mem-cache: Fix FALRU data block seg faultDaniel R. Carvalho
2018-03-30mem-cache: Create LFU replacement policyDaniel R. Carvalho
2018-03-30mem-cache: Create RRIP Replacement PolicyDaniel R. Carvalho
2018-03-30mem-cache: Create BRRIP replacement policyDaniel R. Carvalho
2018-03-28base: Add a default output function for bitunion types.Gabe Black
2018-03-27dev: sparc: Get rid of the TheISA namespace in the SPARC devices.Gabe Black
2018-03-27dev: Remove a bunch of Alpha code from MIPS, and unnecessary TheISAs.Gabe Black
2018-03-27cpu: Remove ExtMachInst typedefs from the O3 CPU model.Gabe Black
2018-03-27arch: cpu: Make the ExtMachInst type a template argument in InstMap.Gabe Black
2018-03-27sparc: Add some missing M5_FALLTHROUGHs and breaks.Gabe Black
2018-03-27cpu: Stop extracting inst_flags from the machInst.Gabe Black
2018-03-26cpu: Proposed fix for backwards compatibility in proto/inst.proto.Gabe Black
2018-03-26arch: Fix all override related warnings.Gabe Black
2018-03-26cpu: Use the new asBytes function in the protobuf inst tracer.Gabe Black
2018-03-26arch: Add a virtual asBytes function to the StaticInst class.Gabe Black
2018-03-23mem-cache: fix missing overrides in repl policiesJason Lowe-Power
2018-03-23ruby: Make sure addresses print in hexJason Lowe-Power
2018-03-23learning_gem5: Add a simple Ruby protocolJason Lowe-Power
2018-03-23mem-cache: Create FIFO replacement policyDaniel R. Carvalho
2018-03-23mem-cache: Fix MRU rebaseDaniel R. Carvalho
2018-03-23arch-arm: Distinguish IS TLBI from non-ISGiacomo Travaglini
2018-03-23arch-arm: Created function for TLB ASID InvalidationGiacomo Travaglini
2018-03-22hsail: Get rid of an inert private member of StorageSpace.Gabe Black
2018-03-22cpu: Make the protobuf inst tracer accept variable sized instructions.Gabe Black
2018-03-22mem-cache: Create MRU replacement policyDaniel R. Carvalho
2018-03-22mem-cache: Split array indexing and replacement policies.Daniel R. Carvalho
2018-03-21mem-cache: Allow clean operations when block allocation failsNikos Nikoleris
2018-03-20arch-arm, configs: Treat the bootloader rom as cacheable memoryNikos Nikoleris
2018-03-20arch, arm: Fix implicit-fallthrough GCC warningsChun-Chen Hsu
2018-03-20riscv: throw IllegalInstFault when decoding invalid instructionsTuan Ta
2018-03-15arm: Fix implicit-fallthrough warnings when building with gcc-7+Siddhesh Poyarekar
2018-03-15arch-x86,sim-se: Enable prlimit syscallJason Lowe-Power
2018-03-15sim-se: Fix fallthrough in prlimitJason Lowe-Power
2018-03-15arch-x86,sim-se: Bump kernel version to 3.2Jason Lowe-Power
2018-03-15sim-se: Add /sys/devices/system/cpu/online fileJason Lowe-Power
2018-03-15arch-arm: Fix unused variable warning in faults.ccNikos Nikoleris
2018-03-15x86: Add bitfields which can gather/scatter bases and limits.Gabe Black
2018-03-14x86: Simplify the implementations of RDTSC and RDTSCP slightly.Gabe Black
2018-03-14x86: Implement the RDTSCP instruction.Gabe Black
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-15 22:06:57 +0000