index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2013-09-30
x86: Add support for FXSAVE, FXSAVE64, FXRSTOR, and FXRSTOR64
Andreas Sandberg
2013-09-30
x86: Add support for FLDENV & FNSTENV
Andreas Sandberg
2013-09-30
x86: Add support for loading 32-bit and 80-bit floats in the x87
Andreas Sandberg
2013-09-30
x86: Fix re-entrancy problems in x87 store instructions
Andreas Sandberg
2013-09-30
kvm: Add support for thread-specific instruction events
Andreas Sandberg
2013-09-30
kvm: FPU synchronization support on x86
Andreas Sandberg
2013-09-30
x86: Add support routines to load and store 80-bit floats
Andreas Sandberg
2013-09-30
x86: Add limited support for extracting function call arguments
Andreas Sandberg
2013-09-30
kvm: x86: Fix segment registers to make them VMX compatible
Andreas Sandberg
2013-09-25
kvm: Add x86 segment register verification to help debugging
Andreas Sandberg
2013-09-25
kvm: Initial x86 support
Andreas Sandberg
2013-09-19
kvm: Correctly handle the return value from handleIpr(Read|Write)
Andreas Sandberg
2013-09-19
kvm: Fix a case where the run timers weren't armed properly
Andreas Sandberg
2013-09-19
x86: Add support routines to convert between x87 tag formats
Andreas Sandberg
2013-09-18
sim: Fix undefined behavior in the pseudo-inst interface
Andreas Sandberg
2013-09-18
mem: Fix scheduling bug in SimpleMemory
Andreas Hansson
2013-09-18
swig: Fix issue with circular import in 2.0.9/2.0.10
Andreas Hansson
2013-09-18
x86: Expose the raw hash map of MSRs
Andreas Sandberg
2013-09-18
x86: Add support for checking the raw state of an interrupt
Andreas Sandberg
2013-09-18
x86: Expose the interrupt vector in faults
Andreas Sandberg
2013-09-11
ruby: Fix Topology throttle connections
Joel Hestness
2013-09-11
cpu: Dynamically instantiate O3 CPU LSQUnits
Joel Hestness
2013-09-11
ruby: Statically allocate stats in SimpleNetwork, Switch, Throttle
Joel Hestness
2013-09-09
stats: add operator= for DataWrapVec class
Nilay Vaish
2013-09-06
ruby: network: convert to gem5 style stats
Nilay Vaish
2013-09-06
ruby: profiler: removes function resourceUsage()
Nilay Vaish
2013-09-06
ruby: remove undefined message size type
Nilay Vaish
2013-09-06
ruby: network: removes reset functionality
Nilay Vaish
2013-09-06
ruby: network: shorten variable names
Nilay Vaish
2013-09-06
stats: adds a Formula operator for division
Nilay Vaish
2013-09-06
ruby: converts sparse memory stats to gem5 style
Nilay Vaish
2013-09-05
sim: Fix clang warning for unused variable
Andreas Hansson
2013-09-04
util: Add ini string as tooltip info in dot output
Andreas Hansson
2013-09-04
util: Add colours to the dot output
Andreas Hansson
2013-09-04
util: Add class name to dot graph and output to svg
Andreas Hansson
2013-09-04
arch: Resurrect the NOISA build target and rename it NULL
Andreas Hansson
2013-09-04
cpu: Move the branch predictor out of the BaseCPU
Andreas Hansson
2013-09-04
arch: Header clean up for NOISA resurrection
Andreas Hansson
2013-09-04
alpha: Move system virtProxy to Alpha only
Andreas Hansson
2013-09-04
scons: Enable build on OSX
Andreas Hansson
2013-08-20
cpu: Fix timing CPU isDrained comment formatting
Andreas Hansson
2013-08-20
base: Fix VectorPrint initialisation
Andreas Hansson
2013-08-19
stats: Cumulative stats update
Andreas Hansson
2013-08-19
cpu: Accurately count idle cycles for simple cpu
Lena Olson
2013-08-19
config: Command line support for multi-channel memory
Andreas Hansson
2013-08-19
mem: Change AbstractMemory defaults to match the common case
Andreas Hansson
2013-08-19
cpu: Fix TrafficGen trace playback
Sascha Bischoff
2013-08-19
mem: Use STL deque in favour of list for DRAM queues
Andreas Hansson
2013-08-19
mem: Perform write merging in the DRAM write queue
Andreas Hansson
2013-08-19
mem: Replacing bytesPerCacheLine with DRAM burstLength in SimpleDRAM
Amin Farmahini
[next]