index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2011-06-19
cpus/isa: add a != operator for pcstate
Korey Sewell
2011-06-19
inorder: update bpred code
Korey Sewell
2011-06-19
inorder: add types for dependency checks
Korey Sewell
2011-06-19
inorder: use flattenIdx for reg indexing
Korey Sewell
2011-06-19
simple-thread: give a name() function for debugging w/the SimpleThread object
Korey Sewell
2011-06-19
inorder: use m5_hash_map for skedCache
Korey Sewell
2011-06-17
ARM: Add m5ops and related support for workbegin() and workend() to ARM ISA.
Gedare Bloom
2011-06-16
ARM: Handle case where new TLB size is different from previous TLB size.
Ali Saidi
2011-06-16
ARM: Fix memset on TLB flush and initialization
Chander Sudanthi
2011-06-14
Ruby: Correct set LONG_BITS and INDEX_SHIFT in class Set.
Nilay Vaish
2011-06-12
Loader: Handle bad section names when loading an ELF file.
Gabe Black
2011-06-10
o3: missing newlines on some dprintfs
Korey Sewell
2011-06-10
sparc: don't use directcntrl branch flag
Korey Sewell
2011-06-09
sparc: compilation fixes for inorder
Korey Sewell
2011-06-08
Ruby: Correctly set access permissions for directory entries
Nilay Vaish
2011-06-08
Mem: Use sysconf to get the page size instead of the PAGE_SIZE macro.
Gabe Black
2011-06-07
ISA parser: Loosen the regular expressions matching filenames.
Gabe Black
2011-06-07
gcc 4.0: Add some virtual destructors to make gcc 4.0 happy.
Gabe Black
2011-06-03
SLICC: Remove machine name as prefix to functions
Nilay Vaish
2011-06-02
scons: rename TraceFlags to DebugFlags
Nathan Binkert
2011-06-02
scons: rename some things from m5 to gem5
Nathan Binkert
2011-06-02
copyright: Add code for finding all copyright blocks and create a COPYING file
Nathan Binkert
2011-06-02
copyright: clean up copyright blocks
Nathan Binkert
2011-06-01
SimObject: allow modules in subclass definitions
Steve Reinhardt
2011-05-31
orion: bug fix in link power, and some reorg
Tushar Krishna
2011-05-31
garnet: added network ptr to links to be used by orion
Tushar Krishna
2011-05-29
Misc: Remove the URL from warnings, fatals, panics, etc.
Gabe Black
2011-05-25
Name: Replace M5 with gem5 in a few places it's printed on startup.
Gabe Black
2011-05-23
sim: style fixes in sim/process.hh
Steve Reinhardt
2011-05-23
syscall emul: fix Power Linux mmap constant, plus other cleanup
Steve Reinhardt
2011-05-23
config: revamp x86 config to avoid appending to SimObjectVectors
Steve Reinhardt
2011-05-23
config: tweak ruby configs to clean up hierarchy
Steve Reinhardt
2011-05-23
config: reinstate implicit parenting on parameter assignment
Steve Reinhardt
2011-05-23
sim: add some DPRINTFs for debugging unserialization
Steve Reinhardt
2011-05-23
O3: Fix offset calculation into storeQueue buffer for store->load forwarding
Geoffrey Blake
2011-05-23
O3: Fix issue w/wbOutstading being decremented multiple times on blocked cache.
Geoffrey Blake
2011-05-23
O3: Fix issue with interrupts/faults occuring in the middle of a macro-op
Geoffrey Blake
2011-05-21
garnet: use vnet_type from protocol to decide buffer depths
Tushar Krishna
2011-05-20
slicc: added vnet_type to MI_example
Tushar Krishna
2011-05-18
gcc: fix an uninitialized variable warning from G++ 4.5
Nathan Binkert
2011-05-18
slicc: added vnet_type field to identify response vnets from others
Tushar Krishna
2011-05-18
garnet: rename and rearrange config parameters.
Tushar Krishna
2011-05-13
ARM: Generate condition code setting code based on which codes are set.
Ali Saidi
2011-05-13
ARM: Construct the predicate test register for more instruction programatically.
Ali Saidi
2011-05-13
ARM: Further break up condition code into NZ, C, V bits.
Ali Saidi
2011-05-13
ARM: Remove the saturating (Q) condition code from the renamed register.
Ali Saidi
2011-05-13
ARM: Break up condition codes into normal flags, saturation, and simd.
Ali Saidi
2011-05-13
Trace: Allow printing ASIDs and selectively tracing based on user/kernel code.
Chander Sudanthi
2011-05-13
ARM: Better RealView/Versatile EB platform support.
Chander Sudanthi
2011-05-13
O3: Fix an issue with a load & branch instruction and mem dep squashing
Geoffrey Blake
[next]