summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2015-02-16cpu: add support for outputing a protobuf formatted CPU traceAli Saidi
2015-02-11mem: Clarification of packet crossbar timingsMarco Balboni
2015-02-11mem: Clarify usage of latency in the cacheMarco Balboni
2015-02-11cpu: Tidy up the MemTest and make false sharing more obviousAndreas Hansson
2015-02-11sim: Move the BaseTLB to src/arch/generic/Andreas Sandberg
2015-02-11base: Add compiler macros to add deprecation warningsAndreas Sandberg
2015-02-11base: Do not dereference NULL in CompoundFlag creationAndreas Hansson
2015-02-11dev: Remove unused system pointer in the Platform base classAndreas Sandberg
2015-02-06cpu: Idle CPU status logic revisedAlexandru Dutu
2015-02-03mem: Clarify express snoop behaviourAndreas Hansson
2015-02-03mem: Clarify cache behaviour for pending dirty responsesAndreas Hansson
2015-02-03base: add an accessor and operators ==,!= to address rangesCurtis Dunham
2015-02-03base: Add XOR-based hashed address interleavingAndreas Hansson
2015-02-03config: Adjust DRAM channel interleaving defaultsAndreas Hansson
2015-02-03sim: Remove test for non-NULL this in EventAndreas Sandberg
2015-02-03dev: Correctly clear interrupts in VirtIO PCIAndreas Sandberg
2014-12-19sim: prioritize async events; prevent starvationCurtis Dunham
2015-02-03cpu: Ensure timing CPU sinks response before sending new requestAndreas Hansson
2015-02-03config: Fix typo in Float paramGeoffrey Blake
2015-01-25arm: always set the IsFirstMicroop flagAli Saidi
2015-01-25sim: Clean up InstRecordAli Saidi
2015-01-25cpu: Remove all notion that we know when the cpu is misspeculating.Ali Saidi
2015-01-25cpu: Put all CPU instruction tracers in a single fileAli Saidi
2015-01-25cpu: remove legion tracerAli Saidi
2014-12-23sim: fix reference counting of PythonEventCurtis Dunham
2015-01-22mem: Remove unused Packet src and dest fieldsAndreas Hansson
2015-01-22mem: Remove Packet source from ForwardResponseRecordAndreas Hansson
2015-01-22mem: Remove unused RequestState in the bridgeAndreas Hansson
2015-01-22mem: Always use SenderState for response routing in RubyPortAndreas Hansson
2015-01-22mem: Make the XBar responsible for tracking response routingAndreas Hansson
2015-01-22x86: Delay X86 table walk on receiving walker responseAndreas Hansson
2015-01-22mem: Clean up Request initialisationAndreas Hansson
2015-01-20cpu: commit probe notification on every microop or macroopNikos Nikoleris
2015-01-20mem: Fix bug in cache request retry mechanismAndreas Hansson
2015-01-20cpu: Fix retry bug in MinorCPU LSQAndreas Hansson
2015-01-20mem: Move DRAM interleaving check to initAndreas Hansson
2015-01-10x86 : fxsave and fxrestore missing template codeEmilio Castillo
2015-01-10cpu: fix RetiredStores probe pointNikos Nikoleris
2015-01-06dev: prevent intel 8254 timer counter events firing before startupcdirik
2015-01-07test: Add a unittest for the BitUnion types.Gabe Black
2015-01-07base: Fix assigning between identical bitfields.Gabe Black
2015-01-06x86: Enable three bits in the FamilyModelStepping ECX CPUID bitfield.Gabe Black
2015-01-06cpuid, x86: Revert "Enabling more features in CPUid"Gabe Black
2015-01-03minor: fixed LSQ MasterPortIDAndrew Lukefahr
2015-01-03arm: Add unlinkat syscall implementationmike upton
2015-01-03x86: implements the simd128 ADDSUBPD instructionMaxime Martinasso
2015-01-03dev: prevent RTC events firing before startupCagdas Dirik
2014-12-27syscall_emul: Return correct writev valueJoel Hestness
2014-12-23mem: Change prefetcher to use random_mtMitch Hayenga
2014-12-23mem: Hide WriteInvalidate requests from prefetchersCurtis Dunham
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-05 20:38:37 +0000