summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2011-02-06Ruby: Add support for locked memory accesses in X86_FSJoel Hestness
2011-02-06Ruby: Update the Ruby request type names for LL/SCJoel Hestness
2011-02-06ruby: Assert for x86 misaligned accessBrad Beckmann
2011-02-06MOESI_hammer: Added full-bit directory supportBrad Beckmann
2011-02-06x86: Add checkpointing capability to devicesJoel Hestness
2011-02-06x86: Add checkpointing capability to arch componentsJoel Hestness
2011-02-06x86: implements vtophysJoel Hestness
2011-02-06IntDev: packet latency fixJoel Hestness
2011-02-06MessagePort: implement the virtual recvTiming function to avoid double pkt de...Joel Hestness
2011-02-06MOESI_hammer: trigge queue fix.Joel Hestness
2011-02-06mcpat: Adds McPAT performance countersJoel Hestness
2011-02-06garnet: added orion2.0 for network power calculationTushar Krishna
2011-02-06garnet: separate data and ctrl VCsTushar Krishna
2011-02-06x86: set IsCondControl flag for the appropriate microopsBrad Beckmann
2011-02-03Fault: Forgot to refresh to grab these header guard updates.Gabe Black
2011-02-04inorder: fault handlingKorey Sewell
2011-02-04inorder: pcstate and delay slots bugKorey Sewell
2011-02-04inorder: add a fetch buffer to fetch unitKorey Sewell
2011-02-04inorder: overload find-req fnKorey Sewell
2011-02-04inorder: implement separate fetch unitKorey Sewell
2011-02-04inorder: cache port blockingKorey Sewell
2011-02-04inorder: stage width as a python parameterKorey Sewell
2011-02-04inorder: multi-issue branch resolutionKorey Sewell
2011-02-04inorder: pipe. stage inst. bufferingKorey Sewell
2011-02-04inorder: change skidBuffer to list instead of queueKorey Sewell
2011-02-04inorder: activity tracking bugKorey Sewell
2011-02-03Fault: Rename sim/fault.hh to fault_fwd.hh to distinguish it from faults.hh.Gabe Black
2011-02-03Config: Keep track of uncached and cached ports separately.Gabe Black
2011-02-02O3: Fix a style bug in O3.Gabe Black
2011-02-02X86: Get rid of the stupd microop.Gabe Black
2011-02-02X86: Replace the stupd microop with a store/update sequence.Gabe Black
2011-02-02Time: Add serialization functions to the Time class.Gabe Black
2011-02-01X86: Add L1 caches for the TLB walkers.Gabe Black
2011-01-31Fault: Move the definition of NoFault from faults.hh to fault.hh.Gabe Black
2011-01-22refcnt: Change things around so that we handle constness correctly.Nathan Binkert
2011-01-20checkpointing: fix bug from curTick accessor conversion.Steve Reinhardt
2011-01-19TimeSync: Use the new setTick and getTick functions.Gabe Black
2011-01-19Time: Add setTick and getTick functions to the Time class.Gabe Black
2011-01-19Time: Add a mechanism to prevent M5 from running faster than real time.Gabe Black
2011-01-18O3: Fix itstate prediction and recovery.Matt Horsnell
2011-01-18O3: Fix some variable length instruction issues with the O3 CPU and ARM ISA.Matt Horsnell
2011-01-18O3: Don't test misprediction on load instructions until executed.Matt Horsnell
2011-01-18O3: Keep around the last committed instruction and use for squashing.Ali Saidi
2011-01-18O3: Don't try to scoreboard misc registers.Ali Saidi
2011-01-18ARM: The ARM decoder should not panic when decoding undefined holes is arch.Matt Horsnell
2011-01-18O3: Fix corner cases where multiple squashes/fetch redirects overwrite timebuf.Matt Horsnell
2011-01-18O3: Fix mispredicts from non control instructions.Matt Horsnell
2011-01-18O3: Fixes the way prefetches are handled inside the iew unit.Matt Horsnell
2011-01-18O3: Support timing translations for O3 CPU fetch.Ali Saidi
2011-01-18ARM: Add support for moving predicated false dest operands from sources.Ali Saidi
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-17 21:43:58 +0000