index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2007-08-29
X86: Implement the movlpd instruction.
Gabe Black
2007-08-29
X86: Add an fp move microop.
Gabe Black
2007-08-29
X86: Add load and store microops that use the fp registers.
Gabe Black
2007-08-29
X86: Add operands to handle floating point registers.
Gabe Black
2007-08-29
X86: Flesh out register indexing constants.
Gabe Black
2007-08-29
X86: Make the fp accessors not panic.
Gabe Black
2007-08-29
X86: Make x86 syscall return just stuff the return value in eax.
Gabe Black
2007-08-28
X86: More two byte opcode decoding. I missed two groups in the last changeset.
Gabe Black
2007-08-28
X86: Hook in an implementation for lseek.
Gabe Black
2007-08-28
X86: More fully decode two byte opcodes.
Gabe Black
2007-08-28
Address translation: De-templatize the GenericTLB class.
Gabe Black
2007-08-27
Address Translation: Make the Generic TLB only compile in SE mode.
Gabe Black
2007-08-27
Alpha: Fixes to get alpha to compile again.
Gabe Black
2007-08-27
MIPS: Fixes to get mips to compile.
Gabe Black
2007-08-27
SPARC: Fixes to get SPARC to compile again.
Gabe Black
2007-08-26
Merge with head
Gabe Black
2007-08-26
X86: Make the Ruflag microop work correctly, and make the code a little clearer.
Gabe Black
2007-08-26
X86: Return values for some cpuid functions that match what my development ma...
Gabe Black
2007-08-26
X86: Make the microassembler accept lines which are just labels.
Gabe Black
2007-08-26
X86: Make cpuid actually consider the eax parameter and return different values.
Gabe Black
2007-08-26
X86: Fix the sign extension microop so it extends zeros correctly.
Gabe Black
2007-08-26
X86: Implement cmps (string compare)
Gabe Black
2007-08-26
X86: Make shift instructions set some of the flags they're supposed to.
Gabe Black
2007-08-26
Address translation: Make the page table more flexible.
Gabe Black
2007-08-26
O3 CPU: Remove alignment check from dynamic instruction read/write functions.
Gabe Black
2007-08-26
X86: Remove x86 code that attempted to fix misaligned accesses.
Gabe Black
2007-08-26
Simple CPU: Don't trace instructions that fault. Otherwise they show up twice.
Gabe Black
2007-08-26
Simple CPU: Added code that will split requests that cross block boundaries i...
Gabe Black
2007-08-26
Simple CPU: Make sure only instructions which complete without faulting are c...
Gabe Black
2007-08-26
Address Translation: Make SE mode use an actual TLB/MMU for translation like FS.
Gabe Black
2007-08-26
SPARC: Make sure unaligned access are caught on cached translations as well.
Gabe Black
2007-08-21
Merge with head.
Gabe Black
2007-08-21
o3: Fix for retry ID bug.
Kevin Lim
2007-08-18
Merge with head.
Gabe Black
2007-08-17
Ports: Only try to do EthPort stuff in full system.
Ali Saidi
2007-08-16
PCI: Move PCI Configuration data into devices now that we can inherit paramet...
Ali Saidi
2007-08-16
Devices: Make EtherInts connect in the same way memory ports currently do.
Ali Saidi
2007-08-13
SPARC: Make nops have the IsNop flag set.
Gabe Black
2007-08-13
O3: Set up the predicted npc and nnpc for a fault carrying noop so that it do...
Gabe Black
2007-08-13
SPARC: Move tlb state into the tlb.
Gabe Black
2007-08-13
SPARC: Make the spill and fill handlers use the correct ASI, and let No_Fault...
Gabe Black
2007-08-13
Move the "translate" member functions back into the base o3 class.
Gabe Black
2007-08-13
python: make the DictImporter's unload() work in any context.
Nathan Binkert
2007-08-12
MemorySystem: Fix the use of ?: to produce correct results.
Ali Saidi
2007-08-08
Added fastmem option.
Vincentius Robby
2007-08-08
alpha: Quick fix for things related to TLB MRU cache.
Vincentius Robby
2007-08-10
DMA: Add IOCache and fix bus bridge to optionally only send requests one
Ali Saidi
2007-08-10
Bus: Only call end() on an stl object once in a loop
Ali Saidi
2007-08-08
Port, StaticInst: Revert unnecessary changes.
Vincentius Robby
2007-08-08
alpha: Make the TLB cache to actually work.
Vincentius Robby
[next]