summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2010-06-23inorder: tick schedulingKorey Sewell
2010-06-22cache: fix longstanding prefetcher bugSteve Reinhardt
2010-06-23O3ThreadContext: When taking over from a previous context, only assert thatTimothy M. Jones
2010-06-16cache: fail store conditionals when upgrade loses raceSteve Reinhardt
2010-06-16cache: fix dirty bit settingSteve Reinhardt
2010-06-15stats: rename print to display in the mysql code too...sorryNathan Binkert
2010-06-15stats: rename print to display so it work in pythonNathan Binkert
2010-06-15stats: only consider a formula initialized if there is a formulaNathan Binkert
2010-06-14stats: get rid of the never-really-used event stuffNathan Binkert
2010-06-14util: clean up attrdict and import multiattrdict into m5.utilNathan Binkert
2010-06-14python: use ipython in --interactive if it is availableNathan Binkert
2010-06-10ruby: get rid of PrioHeap and use STLNathan Binkert
2010-06-10ruby: get rid of the Map classNathan Binkert
2010-06-10ruby: get rid of Vector and use STLNathan Binkert
2010-06-10ruby: get rid of RefCnt and Allocator stuff use base/refcnt.hhNathan Binkert
2010-06-09flags: add comment to avoid future deletions since code appears redundant.Lisa Hsu
2010-06-08flags: Unserializing old checkpoints before the introductionLisa Hsu
2010-06-07scons: make RUBY a regular (non-global) sticky varSteve Reinhardt
2010-06-03More minor gdb-related cleanup.Steve Reinhardt
2010-06-03Act like enabling CPUs is no big deal,Steve Reinhardt
2010-06-03Minor remote GDB cleanup.Steve Reinhardt
2010-06-03Stats: fix dist stat and enable VectorDistStatLisa Hsu
2010-06-03ARM: Fix issue with m5.fast and ARMAli Saidi
2010-06-02ARM: Fix SPEC2000 benchmarks in SE mode. With this patch allAli Saidi
2010-06-02ARM: Fix IT state not updating when an instruction memory instruction faults.Min Kyu Jeong
2010-06-02ARM: Allow multiple outstanding TLB walks to queue.Dam Sunwoo
2010-06-02ARM TLB: Fix bug in memAttrs getting a bogus thread contextAli Saidi
2010-06-02ARM: Support table walks in timing mode.Dam Sunwoo
2010-06-02ARM: Added support for Access Flag and some CP15 regs (V2PCWPR, V2PCWPW, V2PC...Dam Sunwoo
2010-06-02ARM: Decode the neon instruction space.Gabe Black
2010-06-02ARM: Add a comment to vfp.cc that explains the asm statements.Gabe Black
2010-06-02ARM: Move some case values out of ##included files.Gabe Black
2010-06-02ARM: Combine some redundant cases in one of the data decode functions.Gabe Black
2010-06-02ARM: Add comments to the classes in macromem.hh.Gabe Black
2010-06-02ARM: Move code from vfp.hh to vfp.cc.Gabe Black
2010-06-02ARM: Make some of the trace code more compactAli Saidi
2010-06-02ARM: Move the longer MemoryReg::printoffset function in mem.hh into the cc file.Gabe Black
2010-06-02ARM: Move the ISA "clear" function into isa.cc.Gabe Black
2010-06-02ARM: Get rid of the binary dumping function in utility.hh.Gabe Black
2010-06-02ARM: Get rid of the empty branch.cc.Gabe Black
2010-06-02ARM: Mark some ARM static inst functions as inline.Gabe Black
2010-06-02ARM: Move some predecoder stuff into a .cc file.Gabe Black
2010-06-02ARM: Decode to specialized conditional/unconditional versions of instructions.Gabe Black
2010-06-02ARM: Make sure undefined unconditional ARM instructions decode as such.Gabe Black
2010-06-02ARM: Implement a version of mcr and mrc that works in user mode.Gabe Black
2010-06-02ARM: Hook the misc instructions into the thumb decoder.Gabe Black
2010-06-02ARM: Move some miscellaneous instructions out of the decoder to share with th...Gabe Black
2010-06-02ARM: Treat LDRD in ARM with an odd index as an undefined instruction.Gabe Black
2010-06-02ARM: fix sizes of structs for ARM LinuxAli Saidi
2010-06-02ARM: Fixup native trace support and add some v7/recent stack codeAli Saidi