summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2009-04-19X86: Fix the ordering of the vendor string reported by CPUID.Gabe Black
2009-04-19X86: Keep track of what the initial count value was in the LAPIC timer.Gabe Black
2009-04-19X86: Only recognize the first startup IPI after INIT or reset.Gabe Black
2009-04-19X86: Use recvResponse to implement the idle bit in the Local APIC ICR.Gabe Black
2009-04-19X86: Add a function which gets called when an interrupt message has been deli...Gabe Black
2009-04-19X86: Fix the flags for interrupt response messages.Gabe Black
2009-04-19X86: Explicitly use the right width in a few places that need a 64 bit value.Gabe Black
2009-04-19X86: Keep track of the pioAddr for the local APIC.Gabe Black
2009-04-19X86: Implement far jmp.Gabe Black
2009-04-19X86: Some segment selectors can be used when "NULL".Gabe Black
2009-04-19X86: Fix a bug in the chks microop where it ignored that it found a fault.Gabe Black
2009-04-19X86: Make the interrupt entering microcode record the value to use, not actua...Gabe Black
2009-04-19X86: LEA calculates an address before segmentation.Gabe Black
2009-04-19X86: Implement the save machine status word instruction (SMSW).Gabe Black
2009-04-19X86: Implement the load machine status word instruction (LMSW).Gabe Black
2009-04-19X86: Only use %eax to select a function and look like we support sse2.Gabe Black
2009-04-19X86: Fix the mov to segment selector in real mode instruction microcode.Gabe Black
2009-04-19X86: The startup IPI delivery mode is not reserved.Gabe Black
2009-04-19X86: Implement the STARTUP IPI.Gabe Black
2009-04-19X86: Implement the INIT IPI.Gabe Black
2009-04-19X86: Fix the halt microop.Gabe Black
2009-04-19X86: Start implementing the interrupt command register in the local APIC.Gabe Black
2009-04-19X86: Make code that sends an interrupt from the IO APIC available for IPIs.Gabe Black
2009-04-19CPU: If the simple CPU is already idle, just return from suspendContext, don'...Gabe Black
2009-04-19X86: Condense the startupCPU code.Gabe Black
2009-04-19X86: Set the local APIC ID to something meaningful.Gabe Black
2009-04-19X86: Don't pretend to be an AMD CPU any more. We're not good enough at it.Gabe Black
2009-04-18mips-tlb-fix: check for alignment faults.\nMIPS was never updated to use TLBS...Korey Sewell
2009-04-18mips-syscall: mark with correct flag. \nMIPS was using wrong serialization fl...Korey Sewell
2009-04-18o3-delay-slot-bpred: fix decode stage handling of uncdtl. branches.\n decode ...Korey Sewell
2009-04-18mips-shadowsets: fix calcuations. \n Remove Shadowsets from Int & Arch. Reg ...Korey Sewell
2009-04-17o3, inorder: fix FS bug due to initializing ThreadState to Halted.Steve Reinhardt
2009-04-15o3: handle fetch with no active threads correctly.Steve Reinhardt
2009-04-15o3: fix {read,set}ArchFloatReg* functions.Steve Reinhardt
2009-04-15ThreadState: initialize status to Halted in constructor.Steve Reinhardt
2009-04-15Get rid of the Unallocated thread context state.Steve Reinhardt
2009-04-13X86: Fix minor bug in the page table walker from TLB shuffling.Gabe Black
2009-04-08stats: disallow duplicate statistic names.Nathan Binkert
2009-04-08alpha: get rid of all turbolaser remnantsNathan Binkert
2009-04-08tlb: More fixing of unified TLBNathan Binkert
2009-04-08tlb: Don't separate the TLB classes into an instruction TLB and a data TLBGabe Black
2009-04-06Merge ARM into the head. ARM will compile but may not actually work.Gabe Black
2009-04-05arm: add ARM support to M5Stephen Hines
2009-03-25CPA: Fix a typo that managed to sneak in.Ali Saidi
2009-03-16stats: fix compiler errorNathan Binkert
2009-03-11cache: set dirty bit on swaps (oops!)Steve Reinhardt
2009-03-11cpu: fix minor endian issue with trace outputSteve Reinhardt
2009-03-10prefetch: don't panic on requests w/o contextID (e.g., writebacks).Steve Reinhardt
2009-03-07build: fix compiler warnings in g++ 3.4Nathan Binkert
2009-03-07Fix up regression execution to better handle tests that end abnormally.Steve Reinhardt
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-25 20:56:36 +0000