index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2006-07-07
Take the name of the checkpoint directory in when calling checkpoint() or res...
Kevin Lim
2006-07-07
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmem
Korey Sewell
2006-07-07
Fix address range calculation. Still need bus to handle snoop ranges.
Ron Dreslinski
2006-07-07
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmem
Korey Sewell
2006-07-07
Minor fix for SMT Hello Worlds to finish correctly.
Korey Sewell
2006-07-07
Switch out fixes for CPUs.
Kevin Lim
2006-07-07
Remove hack now that ports work properly
Ron Dreslinski
2006-07-07
Update cpus to use the getPort function to use a connector object to connect ...
Ron Dreslinski
2006-07-07
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmem
Korey Sewell
2006-07-07
Fix so that O3CPU doesnt segfault on exit.
Korey Sewell
2006-07-06
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-07-06
Be sure to call resume after restoring from a checkpoint.
Kevin Lim
2006-07-06
Support serializing and unserializing in the O3 CPU. Also a few small fixes ...
Kevin Lim
2006-07-06
Fix the O3CPU to support the multi-pass method for checking if the system has...
Kevin Lim
2006-07-06
Various serialization changes to make it possible for the O3CPU to checkpoint.
Kevin Lim
2006-07-06
Timing cache works for hello world test.
Ron Dreslinski
2006-07-06
Two minor FS compile fixes.
Kevin Lim
2006-07-06
Fixes for draining.
Kevin Lim
2006-07-06
Merge zizzer:/z/m5/Bitkeeper/newmem
Ron Dreslinski
2006-07-06
Now timing reads work in single level of cache with simple cpu
Ron Dreslinski
2006-07-06
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-07-06
Merge zizzer:/bk/newmem
Ali Saidi
2006-07-06
Add default responder to bus
Ali Saidi
2006-07-06
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-07-06
Support for draining, and the new method of switching out. Now switching out...
Kevin Lim
2006-07-06
Change the return value of drain. False means the object wasn't able to drai...
Kevin Lim
2006-07-06
Had to add this because for some reason gcc wasnt recognizing "THE_ISA == ALP...
Korey Sewell
2006-07-06
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmem
Korey Sewell
2006-07-06
Use O3DynInst in cpu_models.py and in static_inst_exec_sigs.hh instead of a s...
Korey Sewell
2006-07-06
more steps toward O3 SMT
Korey Sewell
2006-07-05
For now using the checkpoint or switchcpu pseudo instructions will return con...
Kevin Lim
2006-07-05
Remove sampler and serializer. Now they are handled through C++ interacting ...
Kevin Lim
2006-07-05
Rename quiesce to drain to avoid confusion with the pseudo instruction.
Kevin Lim
2006-07-05
Checker ignores any faults that occur in syscall emulation mode for now.
Kevin Lim
2006-07-05
Fix up some merge problems.
Kevin Lim
2006-07-05
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-07-05
Need to change state upon quiescing.
Kevin Lim
2006-07-05
Alphabetize traceflags, rename FullCPUAll flag to O3CPUAll.
Kevin Lim
2006-07-05
Split off files that are shared across the O3 and Ozone models.
Kevin Lim
2006-07-05
Add some different parameters. The main change is that the writeback count i...
Kevin Lim
2006-07-05
Fix some unset values in the request in the timing CPU.
Ron Dreslinski
2006-07-03
Fix for FS O3CPU compile ... missing forward class declaration/header file af...
Korey Sewell
2006-07-02
typo ... change 'single_thread' to 'round_robin_policy'
Korey Sewell
2006-07-02
Fix default SMT configuration in O3CPU (i.e. fetch policy, workloads/numThreads)
Korey Sewell
2006-07-01
traceflag stuff
Korey Sewell
2006-07-01
fix cpu builder to build the correct name...
Korey Sewell
2006-06-30
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmem
Korey Sewell
2006-06-30
now O3CPU is totally independent of the ISA... all alpha specific stuff is t...
Korey Sewell
2006-06-30
Make O3CPU model independent of the ISA
Korey Sewell
2006-06-30
AtomicSimpleCPU with a cache now runs the hello world! test program.
Ron Dreslinski
[prev]
[next]