summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2018-02-07mem-cache: Cleaned blocks should be marked as not writableNikos Nikoleris
2018-02-07arch-arm: Change function name for banked miscregsGiacomo Travaglini
2018-02-07arch-arm: Fix AArch32 SETEND InstructionGiacomo Travaglini
2018-02-07arch-arm: Correct Illegal Exception Return detectionGiacomo Travaglini
2018-02-07arch-arm: ELUsingAArch32K from armarm pseudocodeGiacomo Travaglini
2018-02-07arch-arm: isSecureBelow from armarm pseudocodeGiacomo Travaglini
2018-02-07arch-arm: Fix incorrect assumptions in ELIs64Chuan Zhu
2018-02-06mem-cache: Remove extra numSets zero check.Daniel R. Carvalho
2018-02-06mem: Standardize mem folder header guardsDaniel R. Carvalho
2018-02-05base: Update #includes for bitunion.hh.Gabe Black
2018-02-05cpu: MinorCPU handling IsSquashAfter flagGiacomo Travaglini
2018-02-05arch-arm: Removing Serializing flag from ISBGiacomo Travaglini
2018-02-02base: Fix unused function warningNikos Nikoleris
2018-02-01alpha: fix for no 'break' in the case statementSujay Phadke
2018-01-31arch-x86: consistent style of comments in system filesChristian Menard
2018-01-30arch-x86: Granularity bit and segment limitMaximilian Stein
2018-01-29riscv: Add overrides to various StaticInst methods.Gabe Black
2018-01-29base: Remove the ability to cprintf stringstreams directly.Gabe Black
2018-01-29base: Delete commented out versions of the format_integer function.Gabe Black
2018-01-29arch-arm: understandably initialize register permissionsCurtis Dunham
2018-01-29arm: extend MiscReg metadata structuresCurtis Dunham
2018-01-29arch-arm: understandably initialize register mappingsCurtis Dunham
2018-01-29arm: DT autogeneration - generate PCI nodeGlenn Bergmans
2018-01-29arm: DT autogeneration - Generate energy controller nodeGlenn Bergmans
2018-01-29arm: DT autogeneration - autogenerate RealView Platform devicesGlenn Bergmans
2018-01-29arm: DT autogeneration - Generate memory nodeGlenn Bergmans
2018-01-29arm: DT autogeneration - Generate cpus nodeGlenn Bergmans
2018-01-29arm: DT autogeneration - Device Tree generation methodsGlenn Bergmans
2018-01-29ext: DT autogeneration - Add PyFtd to m5 spaceGlenn Bergmans
2018-01-29arm: make Arm GenericTimer a ClockedObjectCurtis Dunham
2018-01-27base: Add an "override" to name() in the HardBreakpoint class.Gabe Black
2018-01-27base: Get bitunions to compile on clang 3.8.Gabe Black
2018-01-23arch-x86: Adding clflush, clflushopt, clwb instructionsSwapnil Haria
2018-01-23arch: Remove the "arch/tlb.hh" switching header.Gabe Black
2018-01-23tarch, mem: Abstract the data stored in the SE page tables.Gabe Black
2018-01-23x86, mem: Rewrite the multilevel page table class.Gabe Black
2018-01-20x86, mem: Don't try to force physical addresses on the system.Gabe Black
2018-01-20x86, mem: Get rid of PageTableOps::getBasePtr.Gabe Black
2018-01-20x86, mem: Pass the multi level page table layout in as a parameter.Gabe Black
2018-01-20arch, mem: Make the page table lookup function return a pointer.Gabe Black
2018-01-20base: Hide the BitUnion::__StorageType type.Gabe Black
2018-01-20arm, base: Generalize and move the BitUnion hash struct.Gabe Black
2018-01-20sim: Use the new BitUnion templates in serialize.hh.Gabe Black
2018-01-20base: Enable specializing templates on BitUnion types.Gabe Black
2018-01-20base: Rework bitunions so they can be more flexible.Gabe Black
2018-01-20sim, arch, base: Refactor the base remote GDB class.Gabe Black
2018-01-19arch, mem, sim: Consolidate and rename the SE mode page table classes.Gabe Black
2018-01-17mem: Change the multilevel page table to inherit from FuncPageTable.Gabe Black
2018-01-16arch-riscv: Fix floating-poing op classesAlec Roelke
2018-01-16arch-riscv: Fix floating-point conversion bugsAlec Roelke