index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2012-02-24
MEM: Simplify cache ports preparing for master/slave split
Andreas Hansson
2012-02-24
MEM: Prepare mport for master/slave split
Andreas Hansson
2012-02-24
Ruby: Simplify tester ports by not using SimpleTimingPort
Andreas Hansson
2012-02-24
MEM: Move all read/write blob functions from Port to PortProxy
Andreas Hansson
2012-02-24
MEM: Make port proxies use references rather than pointers
Andreas Hansson
2012-02-24
MEM: Move port creation to the memory object(s) construction
Andreas Hansson
2012-02-24
CPU: Round-two unifying instr/data CPU ports across models
Andreas Hansson
2012-02-24
MEM: Fatal when no port can be found for an address
Andreas Hansson
2012-02-20
SimObject: make get_config_as_dict() tolerate undefined params
Steve Reinhardt
2012-02-14
MEM: Fix residual bus ports and make them master/slave
Andreas Hansson
2012-02-13
BPred: Fix RAS to handle predicated call/return instructions.
Mrinmoy Ghosh
2012-02-13
BP: Fix several Branch Predictor issues.
Mrinmoy Ghosh
2012-02-13
MEM: Explicit ports and Python binding on CopyEngine
Andreas Hansson
2012-02-13
MEM: Pass the ports from Python to C++ using the Swig params
Andreas Hansson
2012-02-13
MEM: Introduce the master/slave port roles in the Python classes
Andreas Hansson
2012-02-12
X86: open flags: Another patch from Vince Weaver
Gabe Black
2012-02-12
cpu: add separate stats for insts/ops both globally and per cpu model
Anthony Gutierrez
2012-02-12
mem: fix cache stats to use request ids correctly
Dam Sunwoo
2012-02-12
mem: Add a master ID to each request object.
Ali Saidi
2012-02-12
prefetcher: Make prefetcher a sim object instead of it being a parameter on c...
Mrinmoy Ghosh
2012-02-11
SPARC: Make PSTATE and HPSTATE a BitUnion.
Gabe Black
2012-02-10
Ruby: Remove isTagPresent() calls from Sequencer.cc
Nilay Vaish
2012-02-10
MESI: Add queues for stalled requests
Nilay Vaish
2012-02-10
sim/system: initialize the pagePtr variable
Nilay Vaish
2012-02-10
O3 CPU: Improve handling of delayed commit flag
Nilay Vaish
2012-02-10
O3 CPU: Strengthen condition for handling interrupts
Nilay Vaish
2012-02-10
O3 CPU: Provide the squashing instruction
Nilay Vaish
2012-02-10
O3 Fetch: Check if PC is pointing to Microcode ROM
Nilay Vaish
2012-02-10
SE/FS: Record the system pointer all the time for the simple CPU.
Gabe Black
2012-02-09
MEM: Remove onRetryList from BusPort and rely on retryList
Andreas Hansson
2012-02-07
Checker: Access workload element 0 only if there is an element 0.
Gabe Black
2012-02-07
Faults: Turn off arch/faults.hh
Gabe Black
2012-02-03
System: Forgot to qrefresh with my last change.
Gabe Black
2012-02-02
System: Fix the check which detects running out of physical memory.
Gabe Black
2012-02-01
configs: More fixes for the memory system updates
Ali Saidi
2012-01-31
Merge with head, hopefully the last time for this batch.
Gabe Black
2012-01-31
clang: Enable compiling gem5 using clang 2.9 and 3.0
Koan-Sin Tan
2012-01-31
MEM: Remove the otherPort from the cache ports
Andreas Hansson
2012-01-31
Thread: Use inherited baseCpu rather than cpu in SimpleThread
Andreas Hansson
2012-01-31
util: implements "writefile" gem5 op to export file from guest to host filesy...
Dam Sunwoo
2012-01-31
CheckerCPU: Re-factor CheckerCPU to be compatible with current gem5
Geoffrey Blake
2012-01-30
Merge with main repository.
Gabe Black
2012-01-30
MEM: Make the RubyPort physMemPort a PioPort instead of M5Port
Andreas Hansson
2012-01-30
MEM: Clean-up of Functional/Virtual/TranslatingPort remnants
Andreas Hansson
2012-01-29
Yet another merge with the main repository.
Gabe Black
2012-01-29
Implement Ali's review feedback.
Gabe Black
2012-01-28
O3 CPU LSQ: Implement TSO
Nilay Vaish
2012-01-28
SE/FS: Make SE vs. FS mode a runtime parameter.
Gabe Black
2012-01-28
MIPS: Fix a compiler warning from the eret instruction.
Gabe Black
2012-01-28
Merge with the main repo.
Gabe Black
[next]