index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2019-01-16
mem-cache: Signature Path Prefetcher
Javier Bueno
2019-01-16
mem-cache: allow prefetchers to emit page crossing references
Javier Bueno
2019-01-16
mem-cache: virtual address support for prefetchers
Javier Bueno
2019-01-16
arch-arm: Read VMPIDR instead of MPIDR when EL2 is Enabled
Giacomo Travaglini
2019-01-16
arch-arm: Added TLBI_ALL EL2 instruction
Anouk Van Laer
2019-01-16
arch-riscv: Add interrupt handling
Alec Roelke
2019-01-16
arch-riscv: Fix reset function and style
Alec Roelke
2019-01-15
cpu: Fix usage of setArchVecElem
Giacomo Travaglini
2019-01-15
arch-arm: Fix usage of RegId constructor for VecElem
Giacomo Travaglini
2019-01-14
arm: Stop using the FloatReg and FloatRegBits types.
Gabe Black
2019-01-14
config: De-nest the code in Port.splice().
Gabe Black
2019-01-14
config: Fix an error message in Port.splice().
Gabe Black
2019-01-11
misc: updated shabang for python script
Andrea Mondelli
2019-01-10
sim-se, arch-arm: Add support for getdents64
Javier Setoain
2019-01-10
arch-arm, sim-se: Add support for TLS in clone
Andreas Sandberg
2019-01-10
arch-arm, sim-se: Fix incorrect SP handling in clone
Andreas Sandberg
2019-01-10
sim-se: Refactor clone to avoid most ifdefs
Andreas Sandberg
2019-01-10
sim-se: Correctly calculate next PC in clone
Andreas Sandberg
2019-01-10
sim-se: Use CONFIG_CLONE_BACKWARDS for Arm
Andreas Sandberg
2019-01-10
arch-arm, sim-se: Wire up syscalls needed for pthreads
Javier Setoain
2019-01-10
dev-arm: Add a VExpress_GEM5_V2 platform with GICv3 support
Jairo Balart
2019-01-10
dev-arm: Add a GICv3 model
Jairo Balart
2019-01-10
base: Make it possible to convert strings to enums
Giacomo Travaglini
2019-01-10
systemc: Fix a function which was broken during style fixes.
Gabe Black
2019-01-09
arch-arm: Additional bits in misc ARM registers to use with the TLB and page ...
Ivan Pizarro
2019-01-09
systemc: Make input.txt a dependency for the tlm/endian_conv test.
Gabe Black
2019-01-09
systemc: Exclude some failing systemc TLM tests in working.filt.
Gabe Black
2019-01-09
systemc: Remove the TLM dependence on a non-standard method.
Gabe Black
2019-01-09
systemc: Stop using the sc_string_view type.
Gabe Black
2019-01-09
systemc: Replace sc_core::sc_type_index with std::type_index.
Gabe Black
2019-01-09
systemc: Stop using the Accellera specific "none" global event object.
Gabe Black
2019-01-09
systemc: Rename tlm_core header files to have a .hh extentension.
Gabe Black
2019-01-09
systemc: Add a dummy argv[0] when running the tests.
Gabe Black
2019-01-09
systemc: Stop using the non-standard sc_time % in TLM.
Gabe Black
2019-01-09
systemc: Add an elaboration_done method to sc_simcontext.
Gabe Black
2019-01-09
systemc: Include cstring in the tlm header file.
Gabe Black
2019-01-09
systemc: Remove redundant tlm_ prefixes from file names.
Gabe Black
2019-01-09
systemc: Replace some calls to some Accellera specific functions in TLM.
Gabe Black
2019-01-09
systemc: Rename tlm .cpp files to .cc and add SConscripts.
Gabe Black
2019-01-09
systemc: Fix style issues in the TLM header files.
Gabe Black
2019-01-09
systemc: Also look for tests in the tlm test directory.
Gabe Black
2019-01-09
systemc: Initial import of TLM headers from Accellera.
Gabe Black
2019-01-07
scons: Disable partial linking on Mac OS
Nikos Nikoleris
2019-01-04
dev, arm: Warn on PL011 DMA disable
Jan-Peter Larsson
2019-01-04
dev-arm: Added VGIC GICV_IIDR response
Anouk Van Laer
2019-01-04
dev-arm: Implement GIC-400 model from GicV2
Giacomo Travaglini
2019-01-04
dev-arm: Move VGic from Realview.py to Gic.py
Giacomo Travaglini
2019-01-04
dev-arm: Added unimplemented GICv2 GICC_DIR
Anouk Van Laer
2019-01-03
arm: properly handle RES0/1 for SCTLRs
Curtis Dunham
2018-12-22
cpu: Stop using unions to store FP registers.
Gabe Black
[next]