summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2012-02-14MEM: Fix residual bus ports and make them master/slaveAndreas Hansson
2012-02-13BPred: Fix RAS to handle predicated call/return instructions.Mrinmoy Ghosh
2012-02-13BP: Fix several Branch Predictor issues.Mrinmoy Ghosh
2012-02-13MEM: Explicit ports and Python binding on CopyEngineAndreas Hansson
2012-02-13MEM: Pass the ports from Python to C++ using the Swig paramsAndreas Hansson
2012-02-13MEM: Introduce the master/slave port roles in the Python classesAndreas Hansson
2012-02-12X86: open flags: Another patch from Vince WeaverGabe Black
2012-02-12cpu: add separate stats for insts/ops both globally and per cpu modelAnthony Gutierrez
2012-02-12mem: fix cache stats to use request ids correctlyDam Sunwoo
2012-02-12mem: Add a master ID to each request object.Ali Saidi
2012-02-12prefetcher: Make prefetcher a sim object instead of it being a parameter on c...Mrinmoy Ghosh
2012-02-11SPARC: Make PSTATE and HPSTATE a BitUnion.Gabe Black
2012-02-10Ruby: Remove isTagPresent() calls from Sequencer.ccNilay Vaish
2012-02-10MESI: Add queues for stalled requestsNilay Vaish
2012-02-10sim/system: initialize the pagePtr variableNilay Vaish
2012-02-10O3 CPU: Improve handling of delayed commit flagNilay Vaish
2012-02-10O3 CPU: Strengthen condition for handling interruptsNilay Vaish
2012-02-10O3 CPU: Provide the squashing instructionNilay Vaish
2012-02-10O3 Fetch: Check if PC is pointing to Microcode ROMNilay Vaish
2012-02-10SE/FS: Record the system pointer all the time for the simple CPU.Gabe Black
2012-02-09MEM: Remove onRetryList from BusPort and rely on retryListAndreas Hansson
2012-02-07Checker: Access workload element 0 only if there is an element 0.Gabe Black
2012-02-07Faults: Turn off arch/faults.hhGabe Black
2012-02-03System: Forgot to qrefresh with my last change.Gabe Black
2012-02-02System: Fix the check which detects running out of physical memory.Gabe Black
2012-02-01configs: More fixes for the memory system updatesAli Saidi
2012-01-31Merge with head, hopefully the last time for this batch.Gabe Black
2012-01-31clang: Enable compiling gem5 using clang 2.9 and 3.0Koan-Sin Tan
2012-01-31MEM: Remove the otherPort from the cache portsAndreas Hansson
2012-01-31Thread: Use inherited baseCpu rather than cpu in SimpleThreadAndreas Hansson
2012-01-31util: implements "writefile" gem5 op to export file from guest to host filesy...Dam Sunwoo
2012-01-31CheckerCPU: Re-factor CheckerCPU to be compatible with current gem5Geoffrey Blake
2012-01-30Merge with main repository.Gabe Black
2012-01-30MEM: Make the RubyPort physMemPort a PioPort instead of M5PortAndreas Hansson
2012-01-30MEM: Clean-up of Functional/Virtual/TranslatingPort remnantsAndreas Hansson
2012-01-29Yet another merge with the main repository.Gabe Black
2012-01-29Implement Ali's review feedback.Gabe Black
2012-01-28O3 CPU LSQ: Implement TSONilay Vaish
2012-01-28SE/FS: Make SE vs. FS mode a runtime parameter.Gabe Black
2012-01-28MIPS: Fix a compiler warning from the eret instruction.Gabe Black
2012-01-28Merge with the main repo.Gabe Black
2012-01-27ns_gige: Fix a missing curly brace in if-statementAndreas Hansson
2012-01-16Merge yet again with the main repository.Gabe Black
2012-01-12Fix memory corruption issue with CopyStringOut()Mitchell Hayenga
2012-01-25sim: display final value of curTick in statsAli Saidi
2012-01-25Mem: Add simple bandwidth stats to PhysicalMemoryAli Saidi
2012-01-23O3, Ruby: Forward invalidations from Ruby to O3 CPUNilay Vaish
2012-01-23MemCmd: Add a command for invalidation requests to LSQNilay Vaish
2012-01-17MEM: Make the bus default port yet another portAndreas Hansson
2012-01-17MEM: Removing the default port peer from Python portsAndreas Hansson