summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2019-01-09systemc: Remove the TLM dependence on a non-standard method.Gabe Black
2019-01-09systemc: Stop using the sc_string_view type.Gabe Black
2019-01-09systemc: Replace sc_core::sc_type_index with std::type_index.Gabe Black
2019-01-09systemc: Stop using the Accellera specific "none" global event object.Gabe Black
2019-01-09systemc: Rename tlm_core header files to have a .hh extentension.Gabe Black
2019-01-09systemc: Add a dummy argv[0] when running the tests.Gabe Black
2019-01-09systemc: Stop using the non-standard sc_time % in TLM.Gabe Black
2019-01-09systemc: Add an elaboration_done method to sc_simcontext.Gabe Black
2019-01-09systemc: Include cstring in the tlm header file.Gabe Black
2019-01-09systemc: Remove redundant tlm_ prefixes from file names.Gabe Black
2019-01-09systemc: Replace some calls to some Accellera specific functions in TLM.Gabe Black
2019-01-09systemc: Rename tlm .cpp files to .cc and add SConscripts.Gabe Black
2019-01-09systemc: Fix style issues in the TLM header files.Gabe Black
2019-01-09systemc: Also look for tests in the tlm test directory.Gabe Black
2019-01-09systemc: Initial import of TLM headers from Accellera.Gabe Black
2019-01-07scons: Disable partial linking on Mac OSNikos Nikoleris
2019-01-04dev, arm: Warn on PL011 DMA disableJan-Peter Larsson
2019-01-04dev-arm: Added VGIC GICV_IIDR responseAnouk Van Laer
2019-01-04dev-arm: Implement GIC-400 model from GicV2Giacomo Travaglini
2019-01-04dev-arm: Move VGic from Realview.py to Gic.pyGiacomo Travaglini
2019-01-04dev-arm: Added unimplemented GICv2 GICC_DIRAnouk Van Laer
2019-01-03arm: properly handle RES0/1 for SCTLRsCurtis Dunham
2018-12-22cpu: Stop using unions to store FP registers.Gabe Black
2018-12-20arch, cpu: Remove float type accessors.Gabe Black
2018-12-19arch-arm: Add Crypto in SE modeGiacomo Travaglini
2018-12-19systemc: Allow specific functions to shadow the base class methodNikos Nikoleris
2018-12-19scons: Disable systemc on Mac OSNikos Nikoleris
2018-12-18arch: Make the ISA parser always use binary floating point accessors.Gabe Black
2018-12-18systemc: Ensure resets and edges are notified when signaling a change.Gabe Black
2018-12-11cpu: Fixed typos in parameter/stats descriptionsPau Cabre
2018-12-11cpu: Added parameters to enable/disable features in LTAGEPau Cabre
2018-12-11cpu-o3: Fix bug in LSQUnit(uint32_t, uint32_t) ctorTony Gutierrez
2018-12-10systemc: Update test output for longer lived processes.Gabe Black
2018-12-10systemc: Update the ordering in the reference output for some tests.Gabe Black
2018-12-10systemc: Ignore process control functions on terminated processes.Gabe Black
2018-12-10systemc: Update signals before initing processes.Gabe Black
2018-12-08base, systemc: Fix clang compilationGiacomo Travaglini
2018-12-07mem: Compile tracePacket only when TRACING_ON is definedGiacomo Travaglini
2018-12-07mem-cache: Workaround for setWhenReady assertionDaniel R. Carvalho
2018-12-06base: Ported circlebuf to CircularQueueRekai Gonzalez-Alberquilla
2018-12-06base: Iterable CircularQueue implementationRekai Gonzalez-Alberquilla
2018-12-05arch-x86: Add sys/syscall.h to x86 process.cc/syscall_emul.ccTony Gutierrez
2018-12-05mem-cache: Remove writebacks parameter from serviceMSHRTargetsDaniel R. Carvalho
2018-12-04mem-cache: Add getter and setter to CacheBlk::whenReadyDaniel R. Carvalho
2018-12-04base: Fix fiber compilation issue for Mac OSNikos Nikoleris
2018-12-04base, sim: Add missing destructorsNikos Nikoleris
2018-12-03base: Add type alias for raw pointer in RefCountingPtrGiacomo Gabrielli
2018-12-03mem-cache: Optimize sector valid and secure checkDaniel R. Carvalho
2018-12-03cpu: Change raw pointers to STL ContainersRekai Gonzalez-Alberquilla
2018-12-03arch-arm: correctly set floats from GDB on aarch64Ciro Santilli