Age | Commit message (Collapse) | Author |
|
into zeep.eecs.umich.edu:/home/gblack/m5/newmemmemops
src/arch/sparc/faults.hh:
Hand merged.
--HG--
extra : convert_revision : 1bcefe47fa98e878a0dfbcfa5869b5b171927911
|
|
--HG--
extra : convert_revision : eb7e016a127417cbb0e1e2c733b17f82469c2f24
|
|
--HG--
extra : convert_revision : 6339c82d3655694445c3eb43e467b9aa6b4c8224
|
|
Apparently, gdb expects to do single stepping on its own, so those functions panic for SPARC. acc still needs to be implemented.
--HG--
extra : convert_revision : c6e98e37b8ab3d6f8d6b3cd2c961faa65b08a179
|
|
--HG--
extra : convert_revision : 1626703583f02a1c9823874290462c1b6bdb6c3c
|
|
--HG--
extra : convert_revision : ba08da78693cc6f59f7358134f121f471910dbf6
|
|
--HG--
extra : convert_revision : ba31171a81b6c46de2997de2701d35fcf8c614b7
|
|
--HG--
extra : convert_revision : 4f45a4b48e3993ac6991db2afffbce2e666eab6c
|
|
--HG--
extra : convert_revision : 36a91ad4ed56c61b6754548034a13c02cf580fc6
|
|
--HG--
rename : src/kern/alpha/idle_event.cc => src/arch/alpha/idle_event.cc
rename : src/kern/alpha/idle_event.hh => src/arch/alpha/idle_event.hh
rename : src/kern/alpha/kernel_stats.cc => src/arch/alpha/kernel_stats.cc
rename : src/kern/alpha/kernel_stats.hh => src/arch/alpha/kernel_stats.hh
rename : src/kern/sparc/kernel_stats.hh => src/arch/sparc/kernel_stats.hh
rename : src/kern/base_kernel_stats.cc => src/kern/kernel_stats.cc
rename : src/kern/base_kernel_stats.hh => src/kern/kernel_stats.hh
extra : convert_revision : 42bd3e36b407edbd19b912c9218f4e5923a15966
|
|
into zizzer.eecs.umich.edu:/.automount/wexford/x/gblack/m5/newmemmemops
--HG--
extra : convert_revision : 2d498496b5df97f94479ea01cc8306c24dac3dbb
|
|
--HG--
extra : convert_revision : 8992af33f2779a8d9dc357e648ba39005d0c971a
|
|
--HG--
extra : convert_revision : b3f956af92cb98b4945aebc8aece1dffcabdf15c
|
|
--HG--
extra : convert_revision : 349b6743b82eef4fe46b04f10b5adfa8adfb6a0e
|
|
--HG--
extra : convert_revision : 93b2c6f6687b21c84b97a7665cd9fc04c59ba9d6
|
|
--HG--
extra : convert_revision : ea1e54a529ad7ae4a6564dd6fb47c31fb0573adf
|
|
--HG--
extra : convert_revision : 9df68973c63d5ff256d6de485e8d918c454c8ff1
|
|
--HG--
extra : convert_revision : e8277cc279be839c1754b5da96f9153da06d3ec1
|
|
--HG--
extra : convert_revision : cd07a920417b7fb34e5ca3bf70d707327eb59eb3
|
|
--HG--
extra : convert_revision : 7b58f75e5efc3c9ead2434f87605cbabcb23d90a
|
|
--HG--
extra : convert_revision : 24ab1789496c5fae6c0992db2d521ea02354ee90
|
|
--HG--
extra : convert_revision : 4d4b866699e3450b88418822fc198411ee3d831a
|
|
--HG--
extra : convert_revision : 335b458d195a00dac3d04e92fe9df915e660538f
|
|
--HG--
extra : convert_revision : 8c528fab56a95b8245ad0f2572d62bb556ce0dde
|
|
ISA independent by making it use the #define for branch delay slots (and NNPC)
--HG--
extra : convert_revision : b2631b1163397ecc99f2f315e2b88537e2002731
|
|
base kernel_stats to base_kernel_stats
--HG--
extra : convert_revision : 2a010d2eb7ea2586ff063b99b8bcde6eb1e8e017
|
|
--HG--
extra : convert_revision : 94affbcfb5e5fd948010b10d481627a4dd500267
|
|
SConstruct:
Put the code to make a switching header directory into a function so they are easy to make.
src/arch/SConscript:
Replace switching header code with the new function call.
src/kern/SConscript:
Created a new switching header directory in kern, and moved the declaration of some source files here.
--HG--
rename : src/kern/kernel_stats.cc => src/kern/base_kernel_stats.cc
rename : src/kern/kernel_stats.hh => src/kern/base_kernel_stats.hh
extra : convert_revision : 98f5320a5ade567c3e4f67fef123dfb0c5122545
|
|
--HG--
extra : convert_revision : 93b37dbcd3d9dd1eced0f829223f52b53fe58643
|
|
--HG--
extra : convert_revision : d85627bb3eafe6411355995a92ba8b151be8320d
|
|
--HG--
extra : convert_revision : e88aaaa43843c1283f29cef0886e057412705899
|
|
--HG--
extra : convert_revision : ac52f548afb98dd0437e7d7c2600ff9b8ebfd1fa
|
|
into zeep.eecs.umich.edu:/home/gblack/m5/newmemmemops
src/SConscript:
SCCS merged
--HG--
extra : convert_revision : f130c8a2d33f58d857e5d5a02bb9698c1bceb23b
|
|
"generic" devices are dependent on some of those files. That will either need to change, or most likely those devices will have to be considered architecture dependent.
--HG--
rename : src/dev/tsunami.cc => src/dev/alpha/tsunami.cc
rename : src/dev/tsunami.hh => src/dev/alpha/tsunami.hh
rename : src/dev/tsunami_cchip.cc => src/dev/alpha/tsunami_cchip.cc
rename : src/dev/tsunami_cchip.hh => src/dev/alpha/tsunami_cchip.hh
rename : src/dev/tsunami_io.cc => src/dev/alpha/tsunami_io.cc
rename : src/dev/tsunami_io.hh => src/dev/alpha/tsunami_io.hh
rename : src/dev/tsunami_pchip.cc => src/dev/alpha/tsunami_pchip.cc
rename : src/dev/tsunami_pchip.hh => src/dev/alpha/tsunami_pchip.hh
rename : src/dev/tsunamireg.h => src/dev/alpha/tsunamireg.h
extra : convert_revision : ffbb6fd93341d2623a6932bf096019b8976da694
|
|
--HG--
extra : convert_revision : eddd64dd9291d6656821fe6387aeab2f9ddbaf58
|
|
--HG--
extra : convert_revision : c3c2dd5a6e7181ad94194146d7fa2b33b21074fb
|
|
--HG--
extra : convert_revision : 7257e3387c01e84e5a1018a9cdcc09a79edfa934
|
|
but isn't tested. Other architectures will not.
--HG--
extra : convert_revision : fc7e1e73e2f3b1a4ab9905a1eb98c5f07c6c8707
|
|
from TheISA:: rather than AlphaISA::
--HG--
extra : convert_revision : 17c143d3cbc2f58a7a9d01366a8f649810ff7f33
|
|
Alpha and SPARC and put SConscripts in them.
--HG--
rename : src/base/kgdb.h => src/arch/alpha/kgdb.h
rename : src/dev/alpha_access.h => src/dev/alpha/access.h
rename : src/dev/alpha_console.cc => src/dev/alpha/console.cc
rename : src/dev/alpha_console.hh => src/dev/alpha/console.hh
extra : convert_revision : a7dd466308cb83edc40528689aacb72413089cdf
|
|
src/SConscript:
remove pcifake and tsunami fake from sconscript
src/dev/isa_fake.cc:
src/dev/isa_fake.hh:
combine badaddr and isa fake into one
src/python/m5/objects/Pci.py:
remove pcifake
src/python/m5/objects/Tsunami.py:
make badaddr derive from isafake
--HG--
extra : convert_revision : 91470db60aa1de6b85827304e27bd3414cc9d8d1
|
|
src/cpu/base.cc:
Move clock phase drift code to the base CPU so that any CPU model can use it.
src/cpu/base.hh:
Added two functions to help get the next cycle the CPU should be scheduled.
src/cpu/simple/atomic.cc:
src/cpu/simple/timing.cc:
Use the function now in BaseCPU.
--HG--
extra : convert_revision : 444494b66ffc85fc473c23f57683c5f9458ad80c
|
|
src/cpu/o3/lsq_unit_impl.hh:
Be sure to initialize pointer to NULL.
--HG--
extra : convert_revision : 917d5119e4bd8eae10959ed07069d8c694315c7a
|
|
into zeep.pool:/z/saidi/work/m5.newmem
--HG--
extra : convert_revision : d7133e32cfca9f15869ee9ab7a93e3470e7d9038
|
|
SConstruct:
Add check to see if we need to include libsocket
src/arch/sparc/floatregfile.cc:
src/arch/sparc/intregfile.cc:
use memset rather than bzero and include the appropriate headerfile
src/base/pollevent.cc:
If we're compling under solaris we need sys/file.h
src/base/random.cc:
src/base/random.hh:
solaris doesn't have random(), so use rint with the correct rounding mode
if we're compiling on solaris
src/base/stats/flags.hh:
u_int32_t??
src/base/time.hh:
grab the timersub() define from freebsd since it doesn't exist in solaris
src/cpu/inst_seq.hh:
we don't need to include stdint here
src/sim/byteswap.hh:
the method to detect endianness on Solaris is a little more complex...
--HG--
extra : convert_revision : 6b7db0e900e7bccfc250d65c125065f27280dda1
|
|
--HG--
extra : convert_revision : cf7faf5001b31d61c61ddce2386d61c919075800
|
|
--HG--
extra : convert_revision : 9e65af095c37c7c67db377424d2d4363fa8065f9
|
|
because apparently you need an xc for that and not a tc. Cleaned up the TrapInstruction fault in light of this.
--HG--
extra : convert_revision : 1805c9244cfd62d0ee7862d8fd7c9983e00c5747
|
|
can access it.
--HG--
extra : convert_revision : bd836d63ac3630b20dda552e7b289730f3c114ef
|
|
--HG--
extra : convert_revision : 6767dc1305a58e3e7eb0ee909d54768e51744927
|