index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tests
/
configs
/
base_config.py
Age
Commit message (
Expand
)
Author
2015-07-03
mem: Allow read-only caches and check compliance
Andreas Hansson
2015-03-02
mem: Move crossbar default latencies to subclasses
Andreas Hansson
2014-10-29
arm, tests: Update config files to more recent kernels and create 64-bit regr...
Ali Saidi
2014-09-20
mem: Rename Bus to XBar to better reflect its behaviour
Andreas Hansson
2013-08-19
mem: Change AbstractMemory defaults to match the common case
Andreas Hansson
2013-08-19
power: Add voltage domains to the clock domains
Akash Bagdia
2013-08-19
config: Move the memory instantiation outside FSConfig
Andreas Hansson
2013-06-27
sim: Add the notion of clock domains to all ClockedObjects
Akash Bagdia
2013-06-27
config: Add a BaseSESystem builder for re-use in regressions
Andreas Hansson
2013-06-27
config: Add a system clock command-line option
Akash Bagdia
2013-06-27
config: Remove redundant explicit setting of default clocks
Akash Bagdia
2013-04-23
x86: regressions: add switcher full test
Nilay Vaish
2013-04-22
tests: Add support for testing KVM-based CPUs
Andreas Sandberg
2013-01-07
tests: Add CPU switching tests
Andreas Sandberg
2013-01-07
config: Do not use hardcoded physmem in fs script
Andreas Hansson
2013-01-07
tests: Create base classes to encapsulate common test configurations
Andreas Sandberg