summaryrefslogtreecommitdiff
path: root/tests/configs/realview-simple-timing.py
AgeCommit message (Expand)Author
2012-01-17MEM: Make the bus bridge unidirectional and fixed address rangeAndreas Hansson
2011-08-19ARM: Add some MP regressions and clean up the disk images and kernels a bitAli Saidi
2011-03-17Mem: Fix issue with dirty block being lost when entire block transferred to n...Ali Saidi
2011-02-23ARM: Clarifies creation of Linux and baremetal ARM systems.Ali Saidi
2011-02-03Config: Keep track of uncached and cached ports separately.Gabe Black
2010-11-08ARM: Add full-system regressionsAli Saidi