| Age | Commit message (Expand) | Author |
|---|---|---|
| 2011-03-17 | Mem: Fix issue with dirty block being lost when entire block transferred to n... | Ali Saidi |
| 2011-02-03 | Config: Keep track of uncached and cached ports separately. | Gabe Black |
| 2007-05-10 | remove hit_latency and make latency do the right thing | Ali Saidi |
| 2007-04-22 | Update configs to set the CPU clock properly. | Kevin Lim |
| 2006-10-31 | Remove mem parameter. Now the translating port asks the CPU's dcache's peer ... | Kevin Lim |
| 2006-10-08 | Implement Alpha LL/SC support for SimpleCPU (Atomic & Timing) | Steve Reinhardt |
| 2006-08-21 | Merge zizzer:/z/m5/Bitkeeper/newmem | Ron Dreslinski |
| 2006-08-18 | Add caches in, fix cpu.mem param | Steve Reinhardt |
| 2006-08-16 | Fix the caches not working in the regression | Ron Dreslinski |
| 2006-08-16 | More regression updates. | Steve Reinhardt |
| 2006-08-16 | Finish test clean-up & reorg. | Steve Reinhardt |
 |
index : gem5 | |
| gem5 |
| summaryrefslogtreecommitdiff |