summaryrefslogtreecommitdiff
path: root/tests/configs/t1000-simple-atomic.py
AgeCommit message (Expand)Author
2015-07-07tests: Skip SPARC tests if the required binaries are missingAndreas Sandberg
2013-08-19mem: Change AbstractMemory defaults to match the common caseAndreas Hansson
2013-08-19power: Add voltage domains to the clock domainsAkash Bagdia
2013-08-19config: Move the memory instantiation outside FSConfigAndreas Hansson
2013-07-02regressions: update a couple of configsNilay Vaish
2013-05-30mem: More descriptive DRAM config namesAndreas Hansson
2013-04-28config: Added memory type to t1000 regressionAndreas Hansson
2012-03-08Fix the SPARC fs regression by adding a call to createInterruptController.Gabe Black
2012-01-28SE/FS: Make SE vs. FS mode a runtime parameter.Gabe Black
2011-02-03Config: Keep track of uncached and cached ports separately.Gabe Black
2009-09-22python: Move more code into m5.util allow SCons to use that code.Nathan Binkert
2007-03-06Move all of the parameters of the Root SimObject so they areNathan Binkert
2007-03-03add a sparc fs regressionAli Saidi