summaryrefslogtreecommitdiff
path: root/tests/configs/tsunami-simple-timing.py
AgeCommit message (Expand)Author
2007-08-10Regression: Add an I/O Cache to the full system regressions that have a cache.Ali Saidi
2007-06-30Get rid of remaining traces of obsolete CoherenceProtocol object.Steve Reinhardt
2007-05-10remove hit_latency and make latency do the right thingAli Saidi
2007-03-06Move all of the parameters of the Root SimObject so they areNathan Binkert
2006-10-31Remove mem parameter. Now the translating port asks the CPU's dcache's peer ...Kevin Lim
2006-10-08Implement Alpha LL/SC support for SimpleCPU (Atomic & Timing)Steve Reinhardt
2006-08-18Add caches in, fix cpu.mem paramSteve Reinhardt
2006-08-16Finish test clean-up & reorg.Steve Reinhardt