gem5 - gem5

Age	Commit message (Expand)	Author
2012-10-25	config: Use shared cache config for regressions	Andreas Hansson
2012-10-15	Mem: Use cycles to express cache-related latencies	Andreas Hansson
2012-10-15	Configs: Set the memtest clock to a reasonable value	Andreas Hansson
2012-10-15	Regression: Use addTwoLevelCacheHierarchy in configs	Andreas Hansson
2012-09-25	Cache: add a response latency to the caches	Mrinmoy Ghosh
2012-09-24	Regression: Set the clock for twosys-tsunami CPUs	Andreas Hansson
2012-09-21	SimpleDRAM: A basic SimpleDRAM regression	Andreas Hansson
2012-09-21	TrafficGen: Add a basic traffic generator regression	Andreas Hansson
2012-08-22	Bridge: Remove NACKs in the bridge and unify with packet queue	Andreas Hansson
2012-07-21	Regression: Fix topologies path in failing pc-simple-timing-ruby	Andreas Hansson
2012-07-12	Mem: Make SimpleMemory single ported	Andreas Hansson
2012-07-10	regress: ruby stat additions and config changes	Brad Beckmann
2012-06-11	Regression: Fix some bugs in simple-timing-mp-ruby.py.	Marc Orr
2012-05-31	Bus: Split the bus into a non-coherent and coherent bus	Andreas Hansson
2012-04-25	Regression: Add a test for x86 timing full system ruby simulation	Nilay Vaish
2012-04-06	regress: ruby random tester and hammer stats updates	Brad Beckmann
2012-04-06	MOESI_hammer: fixed bug with single cpu + flushes, then modified the regressi...	Brad Beckmann
2012-04-06	MEM: Enable multiple distributed generalized memories	Andreas Hansson
2012-03-28	Config: Change the way options are added	Nilay Vaish
2012-03-09	CheckerCPU: Make some basic regression tests for CheckerCPU	Geoffrey Blake
2012-03-09	cache: Allow main memory to be at disjoint address ranges.	Ali Saidi
2012-03-08	Fix the SPARC fs regression by adding a call to createInterruptController.	Gabe Black
2012-03-02	CPU: Check that the interrupt controller is created when needed	Andreas Hansson
2012-02-14	Script: Fix the scripts that use the num_cpus cache parameter	Andreas Hansson
2012-02-13	MEM: Introduce the master/slave port roles in the Python classes	Andreas Hansson
2012-02-12	mem: fix cache stats to use request ids correctly	Dam Sunwoo
2012-01-30	Merge with main repository.	Gabe Black
2012-01-30	Ruby: Connect system port in Ruby network test	Andreas Hansson
2012-01-28	SE/FS: Make both SE and FS tests available all the time.	Gabe Black
2012-01-28	SE/FS: Make SE vs. FS mode a runtime parameter.	Gabe Black
2012-01-28	Merge with the main repo.	Gabe Black
2012-01-17	MEM: Make the bus bridge unidirectional and fixed address range	Andreas Hansson
2012-01-17	MEM: Add port proxies instead of non-structural ports	Andreas Hansson
2012-01-07	Merge with the main repository again.	Gabe Black
2011-12-01	O3: Remove hardcoded tgts_per_mshr in O3CPU.py.	Chander Sudanthi
2011-10-08	Configs: Use connectAllPorts to connect ports for simple-timing-ruby.	Gabe Black
2011-08-19	ARM: Add some MP regressions and clean up the disk images and kernels a bit	Ali Saidi
2011-07-05	X86: Add a config for an FS regression on O3.	Gabe Black
2011-06-30	Ruby: Add support for functional accesses	Brad Beckmann ext:(%2C%20Nilay%20Vaish%20%3Cnilay%40cs.wisc.edu%3E)
2011-06-19	inorder: make InOrder CPU FS compilable/visible	Korey Sewell
2011-05-23	config: tweak ruby configs to clean up hierarchy	Steve Reinhardt
2011-03-17	ARM: Update stats for the previous changes and add ARM_FS/O3 regression.	Ali Saidi
2011-03-17	Mem: Fix issue with dirty block being lost when entire block transferred to n...	Ali Saidi
2011-02-23	ARM: Clarifies creation of Linux and baremetal ARM systems.	Ali Saidi
2011-02-08	memtest: due to contention increase, increased deadlock threshold	Brad Beckmann
2011-02-07	X86: Add scripts to support X86 FS configurations in the regressions.	Gabe Black
2011-02-03	Config: Keep track of uncached and cached ports separately.	Gabe Black
2010-11-08	ARM: Add full-system regressions	Ali Saidi
2010-08-20	regress: Regression tester updates	Brad Beckmann
2010-08-17	sim: fail on implicit creation of orphans via ports	Steve Reinhardt