summaryrefslogtreecommitdiff
path: root/tests/long/10.mcf
AgeCommit message (Collapse)Author
2012-01-25stats: Update stats for final tick and memory bandwidth patchesAli Saidi
2012-01-10X86 Regressions: Update stats due to fence instructionNilay Vaish
2011-12-01imported patch ext/stats_updates.patchAli Saidi
--HG-- extra : rebase_source : 4697ba9eb1ca8c67fe0915fb8340d7d4ae94caba
2011-11-30SPARC: update SE stats for FP fixAli Saidi
--HG-- extra : rebase_source : 954a009a9f8eef6cae6050ee99f264e0fb456f85
2011-11-17Regression: Update statistics for x86 long regression testsNilay Vaish
This patch updates reference statistics for the regression tests. This update was necessitated by a recent change in behavior of some instructions in the x86 architecture.
2011-09-13O3: Update stats for new ordering fix.Ali Saidi
2011-08-19StoreSet: Update stats for store-set clearingAli Saidi
2011-08-19O3: Update stats for LSQ changes.Ali Saidi
2011-07-10O3: Update stats for fetch and bp changes.Ali Saidi
2011-07-02Stats: Update stats for the x86 store fault fix.Gabe Black
2011-06-12sparc: update long regressionsKorey Sewell
2011-05-23Stats: Update stats for minor O3 changes below.Ali Saidi
2011-05-13ARM: Fix up stats for previous changes to condition codesAli Saidi
2011-05-04ARM: Update ARM_FS stats for mp changesAli Saidi
2011-04-22tests: updates for stat name changeNathan Binkert
2011-04-19tests: update stats for name changesNathan Binkert
2011-04-12ARM: Fix stats for ARM_SE checkpoint restore fix.Ali Saidi
Register reads/writes done in startup() count against the stats while they don't count if done in initState().
2011-04-04ARM: Update stats for previous changes.Ali Saidi
2011-04-04O3: Update stats for memory order violation checking patch.Ali Saidi
2011-03-17ARM: Update stats for the previous changes and add ARM_FS/O3 regression.Ali Saidi
2011-02-23ARM: Update regression tests for preceeding changes.Ali Saidi
2011-02-13X86: Update stats for the improved branch detection/prediction.Gabe Black
2011-02-13X86: Update stats now that the dest reg isn't read unnecessarily to set flags.Gabe Black
2011-02-13X86: Update stats for the reduced register reads.Gabe Black
2011-02-07Stats: Re update stats.Gabe Black
2011-02-05X86: Add o3 regressions in SE mode.Gabe Black
Exclude bzip2 for now. It works, it just takes too long to run.
2011-02-02Stats: Update the x86 stats to reflect changing stupd to a store and update.Gabe Black
2011-01-18ARM/O3: Add regressions for ARM w/ O3 CPU.Ali Saidi
2010-11-08ARM: Update SE stats for TLB stats additionsAli Saidi
2010-11-08ARM: Add full-system regressionsAli Saidi
2010-09-21stats: update stats for previous csetSteve Reinhardt
Coherence protocol change basically got rid of UpgradeReqs in L2 caches, other minor related cache stat changes.
2010-09-09stats: update stats for preceding coherence changesSteve Reinhardt
Because the handling of the E state for multilevel caches has changed, stats are affected for any non-ruby config with caches, even uniprocessor simple CPU.
2010-08-25ARM: Update regression tests for ldr/str microcode changes.Ali Saidi
2010-08-17tests: update reference config.ini files for previous csetSteve Reinhardt
Rename 'responder_set' to 'use_default_range'.
2010-07-27ARM: Add regression testsAli Saidi
2010-05-03X86: Update stats for the updated auxilliary vectors.Gabe Black
2010-02-25stats: update stats for the changes I pushed re: shared cache occupancyLisa Hsu
2009-11-08tests: update statistics for change caused by vsyscall support in x86Nathan Binkert
Caused by a slight change in memory layout.
2009-09-22python: Move more code into m5.util allow SCons to use that code.Nathan Binkert
Get rid of misc.py and just stick misc things in __init__.py Move utility functions out of SCons files and into m5.util Move utility type stuff from m5/__init__.py to m5/util/__init__.py Remove buildEnv from m5 and allow access only from m5.defines Rename AddToPath to addToPath while we're moving it to m5.util Rename read_command to readCommand while we're moving it Rename compare_versions to compareVersions while we're moving it. --HG-- rename : src/python/m5/convert.py => src/python/m5/util/convert.py rename : src/python/m5/smartdict.py => src/python/m5/util/smartdict.py
2009-08-17X86: Update stats for new SSE instructions.Gabe Black
2009-08-08X86: Update the stats for the slightly lengthened cmov.Gabe Black
2009-04-22stats: update reference outputs now that compatibility is goneNathan Binkert
Because of the initialization bug, it wasn't consistent anyway.
2009-04-22Update stats for new single bad-address responder.Steve Reinhardt
Mostly just config.ini updates, though the different response latency for bad addresses caused very minor timing changes in the O3 Linux boot tests.
2009-04-19X86: Update the stats for the fix for CPUID.Gabe Black
2009-04-08tests: update tests for TLB unificationNathan Binkert
2009-03-16Very minor regression stats updates due top previous changeset.Steve Reinhardt
Setting dirty bit on swaps added a handful of writebacks in a few of the longer-running SPARC_SE benchmarks.
2009-02-25CPU: Update stats now that there's no fetch in the middle of macroops.Gabe Black
2009-02-25X86: Update stats for in place TLB miss handling.Gabe Black
2009-02-16Update stats for new prefetching fixes.Steve Reinhardt
Prefetching is not enabled in any of our regressions, so no significant stat values have changed, but zero-valued prefetch stats no longer show up when prefetching is disabled so there are noticable changes in the reference stat files anyway.
2009-02-01X86: Update stats now that the micropc isn't always reset on faults.Gabe Black