| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2011-01-18 | ARM/O3: Add regressions for ARM w/ O3 CPU. | Ali Saidi | |
| 2010-11-08 | ARM: Update SE stats for TLB stats additions | Ali Saidi | |
| 2010-09-21 | stats: update stats for previous cset | Steve Reinhardt | |
| Coherence protocol change basically got rid of UpgradeReqs in L2 caches, other minor related cache stat changes. | |||
| 2010-09-09 | stats: update stats for preceding coherence changes | Steve Reinhardt | |
| Because the handling of the E state for multilevel caches has changed, stats are affected for any non-ruby config with caches, even uniprocessor simple CPU. | |||
| 2010-08-25 | ARM: Update regression tests for ldr/str microcode changes. | Ali Saidi | |
| 2010-08-17 | tests: update reference config.ini files for previous cset | Steve Reinhardt | |
| Rename 'responder_set' to 'use_default_range'. | |||
| 2010-07-27 | ARM: Add regression tests | Ali Saidi | |
 |
index : gem5 | |
| gem5 |
| summaryrefslogtreecommitdiff |