index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tests
/
long
/
60.bzip2
/
ref
/
x86
/
linux
/
simple-timing
/
config.ini
Age
Commit message (
Expand
)
Author
2011-02-07
Stats: Re update stats.
Gabe Black
2011-02-02
Stats: Update the x86 stats to reflect changing stupd to a store and update.
Gabe Black
2010-09-21
stats: update stats for previous cset
Steve Reinhardt
2010-09-09
stats: update stats for preceding coherence changes
Steve Reinhardt
2010-08-17
tests: update reference config.ini files for previous cset
Steve Reinhardt
2010-05-03
X86: Update stats for the updated auxilliary vectors.
Gabe Black
2010-02-25
stats: update stats for the changes I pushed re: shared cache occupancy
Lisa Hsu
2009-11-08
tests: update statistics for change caused by vsyscall support in x86
Nathan Binkert
2009-04-22
Update stats for new single bad-address responder.
Steve Reinhardt
2009-04-08
tests: update tests for TLB unification
Nathan Binkert
2009-02-16
Update stats for new prefetching fixes.
Steve Reinhardt
2009-02-01
X86: Update stats now that the micropc isn't always reset on faults.
Gabe Black
2008-11-09
X86: Add x86 reference output for the timing CPU.
Gabe Black
