index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tests
/
long
Age
Commit message (
Expand
)
Author
2013-08-20
stats: update ruby.stats, config.ini files for x86 fs test
Nilay Vaish
2013-08-19
stats: Cumulative stats update
Andreas Hansson
2013-07-02
regressions: update a couple stats.txt
Nilay Vaish
2013-06-27
stats: Update stats for monitor, cache and bus changes
Andreas Hansson
2013-06-27
config: Add a BaseSESystem builder for re-use in regressions
Andreas Hansson
2013-06-27
tests: Prune 00.gzip from the regressions
Andreas Hansson
2013-06-25
stats: updates due to changes to stat collection in ruby
Nilay Vaish
2013-06-24
stats: Bump x86 stats
Andreas Hansson
2013-06-10
stats: updates due to changes to ruby
Nilay Vaish
2013-05-30
stats: Update the stats to reflect bus and memory changes
Andreas Hansson
2013-05-21
x86, regressions: updates stats
Nilay Vaish
2013-05-21
stats: updates statistics for ruby regressions
Nilay Vaish
2013-04-23
x86: regressions: add switcher full test
Nilay Vaish
2013-04-23
x86, stats: updates due to lret bugfix
Nilay Vaish
2013-04-22
stats: Update stats for O3 switching fix.
Ali Saidi
2013-04-19
stats: Update stats for ldr_ret_uop (changeset 35198406dd72)
Andreas Hansson
2013-04-16
stats: Bump the vortex stats to match latest behaviour
Andreas Hansson
2013-03-29
regressions: updates due to changes to o3 cpu, x86 memory map
Nilay Vaish
2013-03-27
regressions: update due to cache latency fix
Nilay Vaish
2013-03-26
stats: Update stats for cache retry event check
Andreas Hansson
2013-03-26
stats: Update stats to reflect bus retry changes
Andreas Hansson
2013-03-22
regressions: updates to config.ini for ruby tests
Nilay Vaish
2013-03-11
regressions: x86: stats updates due to new x87 insts
Nilay Vaish
2013-03-04
stats: update patches for branch predictor and fetch updates.
Ali Saidi
2013-03-01
stats: Update stats to reflect SimpleDRAM changes
Andreas Hansson
2013-02-19
stats: more zizzer stats fun
Ali Saidi
2013-02-15
stats: update regressions for o3 changes in renaming and translation.
Ali Saidi
2013-02-10
regressions: update stats due to changes to ruby
Nilay Vaish
2013-01-31
stats: Update stats for regressions using SimpleDDR3
Andreas Hansson
2013-01-28
stats: Fix naming (BPredUnit to branchPred) for 20.parser ARM o3
Andreas Hansson
2013-01-24
regressions: update stats due to branch predictor changes
Nilay Vaish
2013-01-15
x86 regressions: updates due to new instructions and cpuid
Nilay Vaish
2013-01-14
regressions: update stats due to changes in ruby obj hierarchy
Nilay Vaish
2013-01-14
stats: Bump failing x86 regression stats
Andreas Hansson
2013-01-08
stats: update stats for previous six changes
Ali Saidi
2013-01-07
stats: update stats for previous changes.
Ali Saidi
2013-01-07
tests: Add CPU switching tests
Andreas Sandberg
2013-01-04
regressions: stats update due to decoder changes
Nilay Vaish
2012-12-30
x86 regressions: stats update due to new x87 instructions
Nilay Vaish
2012-12-12
arm regressions: updates to config.ini, terminal files
Nilay Vaish
2012-12-11
regressions: stats update due to stats from ruby prefetcher
Nilay Vaish
2012-11-02
update stats for preceeding changes
Ali Saidi
2012-10-30
stats: Update stats for unified cache configuration
Andreas Hansson
2012-10-27
regressions: update stats for ruby fs test
Nilay Vaish
2012-10-25
stats: Update the stats to reflect the 1GHz default system clock
Andreas Hansson
2012-10-25
stats: Update stats to reflect use of SimpleDRAM
Andreas Hansson
2012-10-23
stats: Update stats for DMA port send
Andreas Hansson
2012-10-23
stats: Update t1000 stats to match recent changes
Andreas Hansson
2012-10-15
Stats: Update stats for cache timings in cycles
Andreas Hansson
2012-10-15
Stats: Update stats for new default L1-to-L2 bus clock and width
Andreas Hansson
[next]