index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tests
/
quick
/
fs
/
10.linux-boot
/
ref
/
alpha
/
linux
/
tsunami-simple-timing
Age
Commit message (
Expand
)
Author
2013-01-24
regressions: update stats due to branch predictor changes
Nilay Vaish
2012-10-25
stats: Update the stats to reflect the 1GHz default system clock
Andreas Hansson
2012-10-25
stats: Update stats to reflect use of SimpleDRAM
Andreas Hansson
2012-10-15
Stats: Update stats for cache timings in cycles
Andreas Hansson
2012-10-15
Stats: Update stats for new default L1-to-L2 bus clock and width
Andreas Hansson
2012-10-15
Stats: Update stats for use of two-level builder
Andreas Hansson
2012-09-18
Stats: Update stats to reflect SimpleMemory bandwidth
Andreas Hansson
2012-09-10
Device: Update stats for PIO and PCI latency change
Andreas Hansson
2012-07-27
stats: update stats for icache change not allowing dirty data
Ali Saidi
2012-07-09
Stats: Updates due to bus changes
Andreas Hansson
2012-06-29
Stats: Update stats for RAS and LRU fixes.
Ali Saidi
2012-06-05
all: Update stats for memory per master and total fix.
Ali Saidi
2012-05-09
stats: update stats for no_value -> nan
Nathan Binkert
2012-02-12
stats: update stats for insts/ops and master id changes
Ali Saidi
2012-01-28
SE/FS: Make both SE and FS tests available all the time.
Gabe Black