index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tests
/
quick
/
se
/
00.hello
/
ref
/
arm
/
linux
/
o3-timing-checker
Age
Commit message (
Expand
)
Author
2016-06-02
stats: Update to match ARM ISA changes
Andreas Sandberg
2016-05-31
stats: update and fix e273e86a873d
Curtis Dunham
2016-05-31
stats: update for snoop filter tweak
Curtis Dunham
2016-04-21
stats: Update stats to reflect cache changes
Andreas Hansson
2016-04-08
stats: update stats for thermals, indirect BP
Curtis Dunham
2016-03-17
stats: update stats for mmap() change.
Steve Reinhardt
2016-02-10
stats: Update stats to reflect changes to cache and crossbar
Andreas Hansson
2016-01-22
stats: update stats to after GPU checkin
Tony Gutierrez
2015-12-12
stats: bump stats to reflect ruby tester changes
Anthony Gutierrez
2015-11-16
stats: updates due to recent chagnesets
Nilay Vaish
2015-11-16
stats: remove wb_penalized and wb_penalized_rate
Nilay Vaish
2015-11-06
stats: Update stats to match cache changes
Andreas Hansson
2015-09-25
stats: Update stats to reflect snoop-filter changes
Andreas Hansson
2015-09-15
stats: updates due to recent changesets including d0934b57735a
Nilay Vaish
2015-08-30
stats: updates due to recent changes.
Nilay Vaish
2015-07-03
stats: Update stats for cache, crossbar and DRAM changes
Andreas Hansson
2015-05-05
stats: Update stats to reflect cache changes
Andreas Hansson
2015-04-30
stats: arm: updates
Nilay Vaish
2015-04-22
stats: update for previous changeset
Steve Reinhardt
2015-03-09
stats: changes to due to recent set of patches
Nilay Vaish
2015-03-02
stats: Update stats to reflect cache and interconnect changes
Andreas Hansson
2014-12-23
stats: Bump stats for decoder, TLB, prefetcher and DRAM changes
Andreas Hansson
2014-10-20
stats: updates due to previous mmap and exit_group patches.
Nilay Vaish
2014-10-11
stats: updates due to changes to x86, stale configs.
Nilay Vaish
2014-10-09
stats: Add DRAM power statistics to reference output
Andreas Hansson
2014-09-20
stats: Bump stats for filter, crossbar and config changes
Andreas Hansson
2014-09-03
stats: Update stats for CPU and cache changes
Andreas Hansson
2014-09-01
stats: updates due to recent ruby and x86 changes
Nilay Vaish
2014-06-22
stats: update for O3 changes
Steve Reinhardt
2014-05-23
stats: changes due to o3 cpu and ruby message buffer patches
Nilay Vaish
2014-05-09
stats: Bump stats for the fixes, and mostly DRAM controller changes
Andreas Hansson
2014-03-23
stats: Update stats for DRAM changes
Andreas Hansson
2014-01-24
stats: update stats for ARMv8 changes
Ali Saidi
2014-01-24
stats: update stats for cache occupancy and clock domain changes
Ali Saidi
2013-11-01
stats: Bump stats to match DRAM controller changes
Andreas Hansson
2013-10-16
test: update stats
Steve Reinhardt
2013-09-28
tests: update reference outputs
Steve Reinhardt
2013-08-19
stats: Cumulative stats update
Andreas Hansson
2013-06-27
stats: Update stats for monitor, cache and bus changes
Andreas Hansson
2013-05-30
stats: Update the stats to reflect bus and memory changes
Andreas Hansson
2013-03-27
regressions: update due to cache latency fix
Nilay Vaish
2013-03-01
stats: Update stats to reflect SimpleDRAM changes
Andreas Hansson
2013-02-10
regressions: update stats due to changes to ruby
Nilay Vaish
2013-01-31
stats: Update stats for regressions using SimpleDDR3
Andreas Hansson
2013-01-24
regressions: update stats due to branch predictor changes
Nilay Vaish
2013-01-08
stats: update stats for previous six changes
Ali Saidi
2013-01-07
stats: update stats for previous changes.
Ali Saidi
2013-01-04
regressions: stats update due to decoder changes
Nilay Vaish
2012-11-02
update stats for preceeding changes
Ali Saidi
2012-10-30
stats: Update stats for unified cache configuration
Andreas Hansson
[next]