summaryrefslogtreecommitdiff
path: root/tests/quick/se/01.hello-2T-smt
AgeCommit message (Expand)Author
2015-11-16stats: updates due to recent chagnesetsNilay Vaish
2015-11-16stats: remove wb_penalized and wb_penalized_rateNilay Vaish
2015-11-06stats: Update stats to match cache changesAndreas Hansson
2015-10-05tests: Update SMT tests to correctly configure CPUsAndreas Sandberg
2015-09-30config,cpu: Add SMT support to Atomic and Timing CPUsMitch Hayenga
2015-09-25stats: Update stats to reflect snoop-filter changesAndreas Hansson
2015-09-15stats: updates due to recent changesets including d0934b57735aNilay Vaish
2015-08-30stats: updates due to recent changes.Nilay Vaish
2015-07-04stats: update stale config.ini files, eio and few other stats.Nilay Vaish
2015-07-03stats: Update stats for cache, crossbar and DRAM changesAndreas Hansson
2015-04-22stats: update for previous changesetSteve Reinhardt
2015-03-09stats: changes to due to recent set of patchesNilay Vaish
2015-03-02stats: Update stats to reflect cache and interconnect changesAndreas Hansson
2014-12-23stats: Bump stats for decoder, TLB, prefetcher and DRAM changesAndreas Hansson
2014-10-20stats: updates due to previous mmap and exit_group patches.Nilay Vaish
2014-10-11stats: updates due to changes to x86, stale configs.Nilay Vaish
2014-10-09stats: Add DRAM power statistics to reference outputAndreas Hansson
2014-09-20stats: Bump stats for filter, crossbar and config changesAndreas Hansson
2014-09-03stats: Update stats for CPU and cache changesAndreas Hansson
2014-09-01stats: updates due to recent ruby and x86 changesNilay Vaish
2014-06-22stats: update for O3 changesSteve Reinhardt
2014-05-23stats: changes due to o3 cpu and ruby message buffer patchesNilay Vaish
2014-05-09stats: Bump stats for the fixes, and mostly DRAM controller changesAndreas Hansson
2014-04-19stats: updates due to o3 smt fixNilay Vaish
2014-03-23stats: Update stats for DRAM changesAndreas Hansson
2014-01-24stats: update stats for cache occupancy and clock domain changesAli Saidi
2013-11-26stats: updates due to changes to ticksToCycles()Nilay Vaish
2013-11-01stats: Bump stats to match DRAM controller changesAndreas Hansson
2013-10-16test: update statsSteve Reinhardt
2013-09-28tests: update reference outputsSteve Reinhardt
2013-08-19stats: Cumulative stats updateAndreas Hansson
2013-06-27stats: Update stats for monitor, cache and bus changesAndreas Hansson
2013-06-27config: Add a BaseSESystem builder for re-use in regressionsAndreas Hansson
2013-05-30stats: Update the stats to reflect bus and memory changesAndreas Hansson
2013-03-27regressions: update due to cache latency fixNilay Vaish
2013-03-06regressions: stats updates due to no physmem in rubyNilay Vaish
2013-03-01stats: Update stats to reflect SimpleDRAM changesAndreas Hansson
2013-01-31stats: Update stats for regressions using SimpleDDR3Andreas Hansson
2013-01-24regressions: update stats due to branch predictor changesNilay Vaish
2012-11-02update stats for preceeding changesAli Saidi
2012-10-30stats: Update stats for unified cache configurationAndreas Hansson
2012-10-25stats: Update stats to reflect use of SimpleDRAMAndreas Hansson
2012-10-15Stats: Update stats for cache timings in cyclesAndreas Hansson
2012-10-15Stats: Update stats for new default L1-to-L2 bus clock and widthAndreas Hansson
2012-10-02Regression Tests: Update statisticsNilay Vaish
2012-09-13Stats: Remove the reference stats that are no longer presentAndreas Hansson
2012-08-15stats: Update stats for syscall emulation Linux kernel changes.Ali Saidi
2012-07-09Stats: Updates due to bus changesAndreas Hansson
2012-06-29Stats: Update stats for RAS and LRU fixes.Ali Saidi
2012-06-05all: Update stats for memory per master and total fix.Ali Saidi
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 10:44:23 +0000