summaryrefslogtreecommitdiff
path: root/util/cpt_upgrader.py
AgeCommit message (Expand)Author
2015-06-01sim, arm: add checkpoint upgrader for d02b45a5Curtis Dunham
2014-04-29arm: use condition code registers for ARM ISACurtis Dunham
2014-02-05sim: bump checkpoint version for multiple event queuesCurtis Dunham
2014-07-01util: Add DVFS perfLevel to checkpoint upgrade scriptRadhika Jagtap
2014-04-19ruby: recorder: Fix (de-)serializing with different cache block-sizesMarco Elver
2014-01-24arm: Add support for ARMv8 (AArch64 & AArch32)ARM gem5 Developers
2013-10-31ARM: add support for TEEHBR accessChander Sudanthi
2013-10-31dev: Fix race conditions in IDE device on newer kernelsGeoffrey Blake
2013-08-07x86: add tlb checkpointingNilay Vaish
2013-01-07arm: Remove the register mapping hack used when copying TCsAndreas Sandberg
2013-01-07arch: Move the ISA object to a separate sectionAndreas Sandberg
2012-11-02ARM: dump stats and process info on context switchesDam Sunwoo
2012-10-15Mem: Separate the host and guest views of memory backing storeAndreas Hansson
2012-06-05cpt: update some comments in the checkpoint migration scriptAli Saidi
2012-06-05sim: Provide a framework for detecting out of data checkpoints and migrating ...Ali Saidi