summaryrefslogtreecommitdiff
path: root/util
AgeCommit message (Expand)Author
2014-01-04ruby: rename MESI_CMP_directory to MESI_Two_LevelNilay Vaish
2013-12-03util: update checkpoint aggregation scriptNilay Vaish
2013-10-31ARM: add support for TEEHBR accessChander Sudanthi
2013-10-31dev: Fix race conditions in IDE device on newer kernelsGeoffrey Blake
2013-10-31arm: fix m5ops binary for ARM and add m5fail.Ali Saidi
2013-10-17util: Streamline .apc project convertsion scriptDam Sunwoo
2013-09-30x86: Add support for m5ops through a memory mapped interfaceAndreas Sandberg
2013-09-04arch: Resurrect the NOISA build target and rename it NULLAndreas Hansson
2013-08-21util/regress: set --no-lto on regressionsSteve Reinhardt
2013-08-14arm: use -march when compiling m5op_arm.SAnthony Gutierrez
2013-08-07x86: add tlb checkpointingNilay Vaish
2013-05-30util: Auto generate the packet proto definitionsAndreas Hansson
2013-05-14arm: Add support for the m5fail pseudo-opAndreas Sandberg
2013-05-14arm: Fix compilation error in m5 utilityAndreas Sandberg
2013-05-07arm: Make libm5 a dependency of the m5 utilityAndreas Sandberg
2013-04-22kvm: Add support for pseudo-ops on ARMAndreas Sandberg
2013-03-26util: Add a utility script for decoding packet tracesAndreas Hansson
2013-03-26util: Add a utility script for encoding packet tracesAndreas Hansson
2013-03-25x86: Revert [02321b16685f] which breaks m5ops on x86Andreas Sandberg
2013-02-15o3: fix tick used for renaming and issue with range selectionMatt Horsnell
2013-01-08util: add writefile to m5 util program for x86Lluís Vilanova
2013-01-08util: add m5_fail op.Lluís Vilanova
2013-01-07util: Fix stack corruption in the m5 utilAndreas Sandberg
2013-01-07arm: Remove the register mapping hack used when copying TCsAndreas Sandberg
2013-01-07arch: Move the ISA object to a separate sectionAndreas Sandberg
2012-11-03x86, util: add m5_writefile to m5op_x86.SLluis Vilanova
2012-10-09m5: Expose m5 pseudo-instructions to C/C++ via a static libraryJames Clarkson
2012-11-02ARM: dump stats and process info on context switchesDam Sunwoo
2012-10-15Mem: Separate the host and guest views of memory backing storeAndreas Hansson
2012-09-25Util: Added script to semantically diff two config.ini filesSascha Bischoff
2012-09-25CPU: Add abandoned instructions to O3 Pipe ViewerDjordje Kovacevic
2012-09-07ARM: Fix the compiler and platform identification for building on ARM.Ali Saidi
2012-09-07ARM: fix m5 op binary to properly convert 64bit operandsAli Saidi
2012-09-07CPU: O3-PipeView.py doesn't display the end of timelines.Djordje Kovacevic
2012-07-27util: Fix issues with style checker.Nathanael Premillieu
2012-06-29Style: Make style.py's invalid warning print which file caused the infraction.Matt Evans
2012-06-05cpt: update some comments in the checkpoint migration scriptAli Saidi
2012-06-05sim: Provide a framework for detecting out of data checkpoints and migrating ...Ali Saidi
2012-05-10ARM: Update m5op assembly for thumb compilation.Ali Saidi
2012-04-26util/regress: Add the missing comma in the list of buildsNilay Vaish
2012-04-25Regression: Add a test for x86 timing full system ruby simulationNilay Vaish
2012-02-07m5=>gem5: Make the regression script build gem5.* instead of m5.*Gabe Black
2012-02-05Regressions: Fix the regress script when "all" is used.Gabe Black
2012-02-02Regression: Update the regress script after SE/FS mergeAndreas Hansson
2012-01-31util: implements "writefile" gem5 op to export file from guest to host filesy...Dam Sunwoo
2012-01-10hgfilesize: skip files that have been removedNathan Binkert
2012-01-09ARM: Add support for initparam m5 opAli Saidi
2012-01-06hooks: Add a hook to limit the size of any individual fileNathan Binkert
2011-09-24style.py: don't die on empty filesSteve Reinhardt
2011-09-13gem5ops: Implement Java JNI for gem5OpsPrakash Ramrakhyani
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-01 03:41:01 +0000