summaryrefslogtreecommitdiff
path: root/util
AgeCommit message (Expand)Author
2014-09-03mem: Add utility script to plot DRAM efficiency sweepAndreas Hansson
2014-08-26style: Add support for a style ignore list and ignore ext/Andreas Sandberg
2014-08-26style: Fixup strange semantics in hg m5styleAndreas Sandberg
2014-02-05sim: bump checkpoint version for multiple event queuesCurtis Dunham
2014-08-13util: Fix state leakage in the SortIncludes style verifierAndreas Sandberg
2014-08-10util: Move packet trace file read to protolibRadhika Jagtap
2014-07-23cpu: `Minor' in-order CPU modelAndrew Bardsley
2014-07-01util: Add DVFS perfLevel to checkpoint upgrade scriptRadhika Jagtap
2014-06-30mem: DRAMPower trace formatting scriptAndreas Hansson
2014-06-09Util: Do not style check symlinksJoel Hestness
2014-05-09arm: Add Makefile for aarch64 build of util/m5Eric Van Hensbergen
2014-04-23util: Valgrind suppression additionMitch Hayenga
2014-04-19ruby: recorder: Fix (de-)serializing with different cache block-sizesMarco Elver
2014-04-01arm: fix typos in makefile for ARM m5 util and link staticallyAnthony Gutierrez
2014-03-23util: Add support for detection of gzipped packet tracesAndreas Hansson
2014-03-07mem: Edit proto Packet and enhance the python scriptRadhika Jagtap
2014-02-18util: Enhance the error messages for packet encode/decodeAndreas Hansson
2014-01-24arm: Add support for ARMv8 (AArch64 & AArch32)ARM gem5 Developers
2014-01-24util: updated Streamline flow to support ARM DS-5 v5.17 protocolDam Sunwoo
2014-01-04ruby: rename MESI_CMP_directory to MESI_Two_LevelNilay Vaish
2013-12-03util: update checkpoint aggregation scriptNilay Vaish
2013-10-31ARM: add support for TEEHBR accessChander Sudanthi
2013-10-31dev: Fix race conditions in IDE device on newer kernelsGeoffrey Blake
2013-10-31arm: fix m5ops binary for ARM and add m5fail.Ali Saidi
2013-10-17util: Streamline .apc project convertsion scriptDam Sunwoo
2013-09-30x86: Add support for m5ops through a memory mapped interfaceAndreas Sandberg
2013-09-04arch: Resurrect the NOISA build target and rename it NULLAndreas Hansson
2013-08-21util/regress: set --no-lto on regressionsSteve Reinhardt
2013-08-14arm: use -march when compiling m5op_arm.SAnthony Gutierrez
2013-08-07x86: add tlb checkpointingNilay Vaish
2013-05-30util: Auto generate the packet proto definitionsAndreas Hansson
2013-05-14arm: Add support for the m5fail pseudo-opAndreas Sandberg
2013-05-14arm: Fix compilation error in m5 utilityAndreas Sandberg
2013-05-07arm: Make libm5 a dependency of the m5 utilityAndreas Sandberg
2013-04-22kvm: Add support for pseudo-ops on ARMAndreas Sandberg
2013-03-26util: Add a utility script for decoding packet tracesAndreas Hansson
2013-03-26util: Add a utility script for encoding packet tracesAndreas Hansson
2013-03-25x86: Revert [02321b16685f] which breaks m5ops on x86Andreas Sandberg
2013-02-15o3: fix tick used for renaming and issue with range selectionMatt Horsnell
2013-01-08util: add writefile to m5 util program for x86Lluís Vilanova
2013-01-08util: add m5_fail op.Lluís Vilanova
2013-01-07util: Fix stack corruption in the m5 utilAndreas Sandberg
2013-01-07arm: Remove the register mapping hack used when copying TCsAndreas Sandberg
2013-01-07arch: Move the ISA object to a separate sectionAndreas Sandberg
2012-11-03x86, util: add m5_writefile to m5op_x86.SLluis Vilanova
2012-10-09m5: Expose m5 pseudo-instructions to C/C++ via a static libraryJames Clarkson
2012-11-02ARM: dump stats and process info on context switchesDam Sunwoo
2012-10-15Mem: Separate the host and guest views of memory backing storeAndreas Hansson
2012-09-25Util: Added script to semantically diff two config.ini filesSascha Bischoff
2012-09-25CPU: Add abandoned instructions to O3 Pipe ViewerDjordje Kovacevic
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-16 03:55:08 +0000