index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
util
Age
Commit message (
Expand
)
Author
2016-02-06
util: delete old unused style-checking scripts
Steve Reinhardt
2016-01-19
gpu-compute: AMD's baseline GPU model
Tony Gutierrez
2016-01-07
config: Updates for distributed gem5 simulations
Gabor Dozsa
2016-01-07
dev: Distributed Ethernet link for distributed gem5 simulations
Gabor Dozsa
2016-01-07
pseudo inst,util: Add optional key to initparam pseudo instruction
Gabor Dozsa
2015-09-18
dev, arm: Add gem5 extensions to support more than 8 cores
Karthik Sangaiah
2015-12-07
cpu: Support virtual addr in elastic traces
Radhika Jagtap
2015-12-07
cpu: Create record type enum for elastic traces
Radhika Jagtap
2015-12-07
util: Add decode and encode scripts for elastic traces
Radhika Jagtap
2015-12-04
util: term: drop CC from Makefile
Bjoern A. Zeeb
2015-12-04
util: DrainManager/Checkpoint changes in SystemC coupling
Abdul Mutaal Ahmad
2015-09-10
sim: Update C++ config example to match SystemC example
Andrew Bardsley
2015-11-22
config: Minor fixes to the DRAM utilisation sweep
Andreas Hansson
2015-09-30
base: remove Trace::enabled flag
Curtis Dunham
2015-09-30
isa,cpu: Add support for FS SMT Interrupts
Mitch Hayenga
2015-09-25
util: Fix minor issues in DRAM sweep scripts
Andreas Hansson
2015-09-15
misc: Bugfix for Freezing Terminal in SystemC Simulation
Abdul Mutaal Ahmad
2015-09-15
misc: Bugfix in TLM integration regarding CleanEvict Command
Abdul Mutaal Ahmad
2015-09-11
dev, arm: Rewrite the HDLCD controller
Andreas Sandberg
2015-09-02
sim: tag-based checkpoint versioning
Curtis Dunham
2015-08-05
util: Enable DRAM sweep to print power and efficiency
Andreas Hansson
2015-08-03
misc: Coupling gem5 with SystemC TLM2.0
Matthias Jung
2015-07-20
util: added .cl OpenCL extension to file_type.py
Brad Beckmann
2015-07-20
util: added .mk makefile extension to file_types.py
Brad Beckmann
2015-07-31
util: add a vimrc that matches gem5 style guide
Anthony Gutierrez
2015-07-24
base: refactor process class (specifically FdMap and friends)
Brandon Potter
2015-07-15
dev: add support for multi gem5 runs
Gabor Dozsa
2015-07-03
util: Remove DRAMPower trace script
Andreas Hansson
2015-06-01
sim, arm: add checkpoint upgrader for d02b45a5
Curtis Dunham
2015-03-19
config: Add soak test for memtest.py
Andreas Hansson
2015-02-16
cpu: add support for outputing a protobuf formatted CPU trace
Ali Saidi
2015-02-11
style: Fix broken m5format command
Andreas Sandberg
2015-02-11
style: Fix incorrect style checker option name
Andreas Sandberg
2015-02-03
style: Update the style checker to handle new include order
Andreas Sandberg
2014-12-02
config: Fix to SystemC example's event handling
Andrew Bardsley
2014-12-02
config: SystemC Gem5Control top level additions
Andrew Bardsley
2014-11-23
kvm, x86: Adding support for SE mode execution
Alexandru Dutu
2014-11-14
config: Fix checkpoint restore in C++ config example
Andrew Bardsley
2014-10-16
sim: SystemC hosting
Andrew Bardsley
2014-10-16
config: Add the ability to read a config file using C++ and Python
Andreas Hansson
2014-10-11
util: adds a script for using DSENT
Nilay Vaish
2014-09-03
config: Update Streamline scripts and configs
Dam Sunwoo
2014-04-29
arm: use condition code registers for ARM ISA
Curtis Dunham
2014-09-03
mem: Add utility script to plot DRAM efficiency sweep
Andreas Hansson
2014-08-26
style: Add support for a style ignore list and ignore ext/
Andreas Sandberg
2014-08-26
style: Fixup strange semantics in hg m5style
Andreas Sandberg
2014-02-05
sim: bump checkpoint version for multiple event queues
Curtis Dunham
2014-08-13
util: Fix state leakage in the SortIncludes style verifier
Andreas Sandberg
2014-08-10
util: Move packet trace file read to protolib
Radhika Jagtap
2014-07-23
cpu: `Minor' in-order CPU model
Andrew Bardsley
[prev]
[next]