summaryrefslogtreecommitdiff
path: root/arch/sparc/isa/formats/integerop.isa
blob: e7bd4c2a43c82569e13d43370398621d10e668ea (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
////////////////////////////////////////////////////////////////////
//
// Integer operate instructions
//

output header {{
        /**
         * Base class for integer operations.
         */
        class IntOp : public SparcStaticInst
        {
          protected:
            // Constructor
            IntOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass) :
                SparcStaticInst(mnem, _machInst, __opClass)
            {
            }

            std::string generateDisassembly(Addr pc,
                const SymbolTable *symtab) const;
        };

        /**
         * Base class for 10 bit immediate integer operations.
         */
        class IntOpImm10 : public IntOp
        {
          protected:
            // Constructor
            IntOpImm10(const char *mnem, ExtMachInst _machInst, OpClass __opClass) :
                IntOp(mnem, _machInst, __opClass), imm(SIMM10)
            {
            }

            uint32_t imm;
        };

        /**
         * Base class for 13 bit immediate integer operations.
         */
        class IntOpImm13 : public IntOp
        {
          protected:
            // Constructor
            IntOpImm13(const char *mnem, ExtMachInst _machInst, OpClass __opClass) :
                IntOp(mnem, _machInst, __opClass), imm(SIMM13)
            {
            }

            uint32_t imm;
        };
}};

output decoder {{
        std::string IntOp::generateDisassembly(Addr pc,
                const SymbolTable *symtab) const
        {
            return "Integer instruction\n";
        }
}};

def template IntOpExecute {{
        Fault %(class_name)s::execute(%(CPU_exec_context)s *xc,
                Trace::InstRecord *traceData) const
        {
            Fault fault = NoFault;

            %(op_decl)s;
            %(op_rd)s;
            %(code)s;

            //Write the resulting state to the execution context
            if(fault == NoFault)
                %(op_wb)s;
            return fault;
        }
}};

def template IntOpCcExecute {{
        Fault %(class_name)s::execute(%(CPU_exec_context)s *xc,
                Trace::InstRecord *traceData) const
        {
            Fault fault;

            %(op_decl)s;
            %(op_rd)s;
            %(code)s;

            //Write the resulting state to the execution context
            if(fault == NoFault)
            {
                %(op_wb)s;
                CcrIccN = Rd & (1 << 63);
                CcrIccZ = (Rd == 0);
                CcrIccV = ivValue;
                CcrIccC = icValue;
                CcrXccN = Rd & (1 << 31);
                CcrXccZ = ((Rd & 0xFFFFFFFF) == 0);
                CcrXccV = xvValue;
                CcrXccC = xcValue;
            }
            return fault;
        }
}};

def template IntOpCcResExecute {{
        Fault %(class_name)s::execute(%(CPU_exec_context)s *xc,
                Trace::InstRecord *traceData) const
        {
            Fault fault;

            %(op_decl)s;
            %(op_rd)s;
            %(code)s;

            //Write the resulting state to the execution context
            if(fault == NoFault)
            {
                %(op_wb)s;
                CcrIccN = Rd & (1 << 63);
                CcrIccZ = (Rd == 0);
                CcrXccN = Rd & (1 << 31);
                CcrXccZ = ((Rd & 0xFFFFFFFF) == 0);
                CcrIccV = CcrIccC = CcrXccV = CcrXccC = 0;
            }
            return fault;
        }
}};

let {{
    def doIntFormat(code, execTemplate, name, Name, opt_flags):
        (usesImm, cblk, immCblk, rString, iString) = splitOutImm(code)
        iop = InstObjParams(name, Name, 'IntOp', cblk, opt_flags)
        header_output = BasicDeclare.subst(iop)
        decoder_output = BasicConstructor.subst(iop)
        exec_output = execTemplate.subst(iop)
        if usesImm:
            imm_iop = InstObjParams(name, Name + 'Imm', 'IntOpImm' + iString,
                    immCblk, opt_flags)
            header_output += BasicDeclare.subst(imm_iop)
            decoder_output += BasicConstructor.subst(imm_iop)
            exec_output += execTemplate.subst(imm_iop)
            decode_block = ROrImmDecode.subst(iop)
        else:
            decode_block = BasicDecode.subst(iop)
}};

// Primary format for integer operate instructions:
def format IntOp(code, *opt_flags) {{
    doIntFormat(code, IntOpExecute, name, Name, opt_flags)
}};

// Primary format for integer operate instructions:
def format IntOpCc(code, icValue, ivValue, xcValue, xvValue, *opt_flags) {{
    for (marker, value) in (('ivValue', ivValue), ('icValue', icValue),
                   ('xvValue', xvValue), ('xcValue', xcValue)):
            code.replace(marker, value)
    doIntFormat(code, IntOpCcExecute, name, Name, opt_flags)
}};

// Primary format for integer operate instructions:
def format IntOpCcRes(code, *opt_flags) {{
    doIntFormat(code, IntOpCcResExecute, name, Name, opt_flags)
}};