summaryrefslogtreecommitdiff
path: root/configs/common/Simulation.py
blob: 5e9c1d3399064fbdf33d1a855186f0254b21eb4d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
# Copyright (c) 2006 The Regents of The University of Michigan
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are
# met: redistributions of source code must retain the above copyright
# notice, this list of conditions and the following disclaimer;
# redistributions in binary form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in the
# documentation and/or other materials provided with the distribution;
# neither the name of the copyright holders nor the names of its
# contributors may be used to endorse or promote products derived from
# this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# Authors: Lisa Hsu

from os import getcwd
import m5
from m5.objects import *
m5.AddToPath('../common')
from Caches import L1Cache

def run(options, root, testsys):
    if options.maxtick:
        maxtick = options.maxtick
    elif options.maxtime:
        simtime = int(options.maxtime * root.clock.value)
        print "simulating for: ", simtime
        maxtick = simtime
    else:
        maxtick = -1

    if options.checkpoint_dir:
        cptdir = options.checkpoint_dir
    else:
        cptdir = getcwd()

    np = options.num_cpus
    max_checkpoints = options.max_checkpoints

    if options.standard_switch:
        switch_cpus = [TimingSimpleCPU(defer_registration=True, cpu_id=(np+i))
                       for i in xrange(np)]
        switch_cpus1 = [DerivO3CPU(defer_registration=True, cpu_id=(2*np+i))
                        for i in xrange(np)]
        for i in xrange(np):
            switch_cpus[i].system =  testsys
            switch_cpus1[i].system =  testsys
            if not m5.build_env['FULL_SYSTEM']:
                switch_cpus[i].workload = testsys.cpu[i].workload
                switch_cpus1[i].workload = testsys.cpu[i].workload
            switch_cpus[i].clock = testsys.cpu[0].clock
            switch_cpus1[i].clock = testsys.cpu[0].clock
            if options.caches:
                switch_cpus[i].addPrivateSplitL1Caches(L1Cache(size = '32kB'),
                                                       L1Cache(size = '64kB'))

            switch_cpus[i].mem = testsys.physmem
            switch_cpus1[i].mem = testsys.physmem
            switch_cpus[i].connectMemPorts(testsys.membus)
            root.switch_cpus = switch_cpus
            root.switch_cpus1 = switch_cpus1
            switch_cpu_list = [(testsys.cpu[i], switch_cpus[i]) for i in xrange(np)]
            switch_cpu_list1 = [(switch_cpus[i], switch_cpus1[i]) for i in xrange(np)]

    m5.instantiate(root)

    if options.checkpoint_restore:
        from os.path import isdir
        from os import listdir
        import re

        if not isdir(cptdir):
            m5.panic("checkpoint dir %s does not exist!" % cptdir)

        dirs = listdir(cptdir)
        expr = re.compile('cpt.([0-9]*)')
        cpts = []
        for dir in dirs:
            match = expr.match(dir)
            if match:
                cpts.append(match.group(1))

        cpts.sort(lambda a,b: cmp(long(a), long(b)))

        cpt_num = options.checkpoint_restore

        if cpt_num > len(cpts):
            m5.panic('Checkpoint %d not found' % cpt_num)

        m5.restoreCheckpoint(root,
                             "/".join([cptdir, "cpt.%s" % cpts[cpt_num - 1]]))

    if options.standard_switch:
        exit_event = m5.simulate(10000)

        ## when you change to Timing (or Atomic), you halt the system given
        ## as argument.  When you are finished with the system changes
        ## (including switchCpus), you must resume the system manually.
        ## You DON'T need to resume after just switching CPUs if you haven't
        ## changed anything on the system level.

        m5.changeToTiming(testsys)
        m5.switchCpus(switch_cpu_list)
        m5.resume(testsys)

        exit_event = m5.simulate(options.warmup)
        m5.switchCpus(switch_cpu_list1)

    num_checkpoints = 0
    exit_cause = ''

    ## Checkpoints being taken via the command line at <when> and at subsequent
    ## periods of <period>.  Checkpoint instructions received from the benchmark running
    ## are ignored and skipped in favor of command line checkpoint instructions.
    if options.take_checkpoints:
        [when, period] = options.take_checkpoints.split(",", 1)
        when = int(when)
        period = int(period)

        exit_event = m5.simulate(when)
        while exit_event.getCause() == "checkpoint":
            exit_event = m5.simulate(when - m5.curTick())

        if exit_event.getCause() == "simulate() limit reached":
            m5.checkpoint(root, "/".join([cptdir,"cpt.%d"]))
            num_checkpoints += 1

        sim_ticks = when
        exit_cause = "maximum %d checkpoints dropped" % max_checkpoints
        while num_checkpoints < max_checkpoints:
            if (sim_ticks + period) > maxtick and maxtick != -1:
                exit_event = m5.simulate(maxtick - sim_ticks)
                exit_cause = exit_event.getCause()
                break
            else:
                exit_event = m5.simulate(period)
                sim_ticks += period
                while exit_event.getCause() == "checkpoint":
                    exit_event = m5.simulate(sim_ticks - m5.curTick())
                if exit_event.getCause() == "simulate() limit reached":
                    m5.checkpoint(root, "/".join([cptdir,"cpt.%d"]))
                    num_checkpoints += 1

    else: #no checkpoints being taken via this script
        exit_event = m5.simulate(maxtick)

        while exit_event.getCause() == "checkpoint":
            m5.checkpoint(root, "/".join([cptdir,"cpt.%d"]))
            num_checkpoints += 1
            if num_checkpoints == max_checkpoints:
                exit_cause =  "maximum %d checkpoints dropped" % max_checkpoints
                break

            if maxtick == -1:
                exit_event = m5.simulate(maxtick)
            else:
                exit_event = m5.simulate(maxtick - m5.curTick())

            exit_cause = exit_event.getCause()

    if exit_cause == '':
        exit_cause = exit_event.getCause()
    print 'Exiting @ cycle', m5.curTick(), 'because ', exit_cause