1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
|
#ifndef __ALPHA_DYN_INST_CC__
#define __ALPHA_DYN_INST_CC__
#include "cpu/beta_cpu/alpha_dyn_inst.hh"
// Force instantiation of BaseDynInst
template BaseDynInst<AlphaSimpleImpl>;
AlphaDynInst::AlphaDynInst(MachInst inst, Addr PC, Addr Pred_PC,
InstSeqNum seq_num, FullCPU *cpu)
: BaseDynInst<AlphaSimpleImpl>(inst, PC, Pred_PC, seq_num, cpu)
{
// Initialize these to illegal values.
robIdx = -1;
iqIdx = -1;
}
AlphaDynInst::AlphaDynInst(StaticInstPtr<AlphaISA> &_staticInst)
: BaseDynInst<AlphaSimpleImpl>(_staticInst)
{
}
uint64_t
AlphaDynInst::readUniq()
{
return cpu->readUniq();
}
void
AlphaDynInst::setUniq(uint64_t val)
{
cpu->setUniq(val);
}
uint64_t
AlphaDynInst::readFpcr()
{
return cpu->readFpcr();
}
void
AlphaDynInst::setFpcr(uint64_t val)
{
cpu->setFpcr(val);
}
#ifdef FULL_SYSTEM
uint64_t
AlphaDynInst::readIpr(int idx, Fault &fault)
{
return cpu->readIpr(idx, fault);
}
Fault
AlphaDynInst::setIpr(int idx, uint64_t val)
{
return cpu->setIpr(idx, val);
}
Fault
AlphaDynInst::hwrei()
{
return cpu->hwrei();
}
int
AlphaDynInst::readIntrFlag()
{
return cpu->readIntrFlag();
}
void
AlphaDynInst::setIntrFlag(int val)
{
cpu->setIntrFlag(val);
}
bool
AlphaDynInst::inPalMode()
{
return cpu->inPalMode();
}
void
AlphaDynInst::trap(Fault fault)
{
cpu->trap(fault);
}
bool
AlphaDynInst::simPalCheck(int palFunc)
{
return cpu->simPalCheck(palFunc);
}
#else
void
AlphaDynInst::syscall()
{
cpu->syscall();
}
#endif
#endif // __ALPHA_DYN_INST_CC__
|
