blob: 21a530ecfe8655a975f8ed5d8020a6d2d63d7155 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
|
#ifndef __COMM_HH__
#define __COMM_HH__
#include <stdint.h>
#include "arch/alpha/isa_traits.hh"
#include "cpu/inst_seq.hh"
using namespace std;
// Find better place to put this typedef.
typedef short int PhysRegIndex;
// Might want to put constructors/destructors here.
template<class Impl>
struct SimpleFetchSimpleDecode {
// Consider having a field of how many ready instructions.
typename Impl::DynInst *insts[1];
};
template<class Impl>
struct SimpleDecodeSimpleRename {
// Consider having a field of how many ready instructions.
typename Impl::DynInst *insts[1];
};
template<class Impl>
struct SimpleRenameSimpleIEW {
// Consider having a field of how many ready instructions.
typename Impl::DynInst *insts[1];
};
template<class Impl>
struct SimpleIEWSimpleCommit {
// Consider having a field of how many ready instructions.
typename Impl::DynInst *insts[1];
};
template<class Impl>
struct IssueStruct {
typename Impl::DynInst *insts[1];
};
struct TimeBufStruct {
struct decodeComm {
bool squash;
bool stall;
bool predIncorrect;
uint64_t branchAddr;
//Question, is it worthwhile to have this Addr passed along
//by each stage, or just have Fetch look it up in the proper
//amount of cycles in the time buffer?
//Both might actually be needed because decode can send a different
//nextPC if the bpred was wrong.
uint64_t nextPC;
};
decodeComm decodeInfo;
// Rename can't actually tell anything to squash or send a new PC back
// because it doesn't do anything along those lines. But maybe leave
// these fields in here to keep the stages mostly orthagonal.
struct renameComm {
bool squash;
bool stall;
uint64_t nextPC;
};
renameComm renameInfo;
struct iewComm {
bool squash;
bool stall;
bool predIncorrect;
// Also eventually include skid buffer space.
unsigned freeIQEntries;
uint64_t nextPC;
// For now hardcode the type.
// Change this to sequence number eventually.
InstSeqNum squashedSeqNum;
};
iewComm iewInfo;
struct commitComm {
bool squash;
bool stall;
unsigned freeROBEntries;
uint64_t nextPC;
// Think of better names here.
// Will need to be a variety of sizes...
// Maybe make it a vector, that way only need one object.
vector<PhysRegIndex> freeRegs;
bool robSquashing;
// Represents the instruction that has either been retired or
// squashed. Similar to having a single bus that broadcasts the
// retired or squashed sequence number.
InstSeqNum doneSeqNum;
};
commitComm commitInfo;
};
#endif //__COMM_HH__
|
