summaryrefslogtreecommitdiff
path: root/ext/drampower/src/MemCommand.cc
blob: 156716c2f6ea0c715e1e08800563c78ae38487e7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
/*
 * Copyright (c) 2012-2014, TU Delft
 * Copyright (c) 2012-2014, TU Eindhoven
 * Copyright (c) 2012-2014, TU Kaiserslautern
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met:
 *
 * 1. Redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution.
 *
 * 3. Neither the name of the copyright holder nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
 * IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
 * PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
 * TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
 * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 * Authors: Karthik Chandrasekar
 *
 */

#include "MemCommand.h"

#include <algorithm>  // for max

#include "MemorySpecification.h"

using namespace Data;
using namespace std;

MemCommand::MemCommand() :
  type(MemCommand::PRE),
  bank(0),
  timestamp(0)
{
}

MemCommand::MemCommand(MemCommand::cmds type,
                       unsigned bank, double timestamp) :
  type(type),
  bank(bank),
  timestamp(timestamp)
{
}

void MemCommand::setType(MemCommand::cmds _type)
{
  type = _type;
}

MemCommand::cmds MemCommand::getType() const
{
  return type;
}

void MemCommand::setBank(unsigned _bank)
{
  bank = _bank;
}

unsigned MemCommand::getBank() const
{
  return bank;
}

// For auto-precharge with read or write - to calculate cycle of precharge
int MemCommand::getPrechargeOffset(const MemorySpecification& memSpec,
                                   MemCommand::cmds           type) const
{
  int precharge_offset = 0;

  int BL(static_cast<int>(memSpec.memArchSpec.burstLength));
  int RTP(static_cast<int>(memSpec.memTimingSpec.RTP));
  int dataRate(static_cast<int>(memSpec.memArchSpec.dataRate));
  int AL(static_cast<int>(memSpec.memTimingSpec.AL));
  int WL(static_cast<int>(memSpec.memTimingSpec.WL));
  int WR(static_cast<int>(memSpec.memTimingSpec.WR));
  int B = BL/dataRate;

  const MemoryType::MemoryType_t& memType = memSpec.memoryType;

  // Read with auto-precharge
  if (type == MemCommand::RDA) {
    if (memType == MemoryType::DDR2) {
      precharge_offset = B + AL - 2 + max(RTP, 2);
    } else if (memType == MemoryType::DDR3) {
      precharge_offset = AL + max(RTP, 4);
    } else if (memType == MemoryType::DDR4) {
      precharge_offset = AL + RTP;
    } else if (memType == MemoryType::LPDDR) {
      precharge_offset = B;
    } else if (memType == MemoryType::LPDDR2) {
      precharge_offset = B + max(0, RTP - 2);
    } else if (memType == MemoryType::LPDDR3) {
      precharge_offset = B + max(0, RTP - 4);
    } else if (memType == MemoryType::WIDEIO_SDR) {
      precharge_offset = B;
    }
  } else if (type == MemCommand::WRA) { // Write with auto-precharge
    if (memType == MemoryType::DDR2) {
      precharge_offset = B + WL + WR;
    } else if (memType == MemoryType::DDR3) {
      precharge_offset = B + WL + WR;
    } else if (memType == MemoryType::DDR4) {
      precharge_offset = B + WL + WR;
    } else if (memType == MemoryType::LPDDR) {
      precharge_offset = B + WR;  // + DQSS actually, but we don't have that parameter.
    } else if (memType == MemoryType::LPDDR2) {
      precharge_offset = B +  WL + WR + 1;
    } else if (memType == MemoryType::LPDDR3) {
      precharge_offset = B +  WL + WR + 1;
    } else if (memType == MemoryType::WIDEIO_SDR) {
      precharge_offset = B + WL + WR - 1;
    }
  }

  return precharge_offset;
} // MemCommand::getPrechargeOffset

void MemCommand::setTime(double _timestamp)
{
  timestamp = _timestamp;
}

double MemCommand::getTime() const
{
  return timestamp;
}

int64_t MemCommand::getTimeInt64() const
{
  return static_cast<int64_t>(timestamp);
}

MemCommand::cmds MemCommand::typeWithoutAutoPrechargeFlag() const
{
  if (type == MemCommand::RDA) {
    return MemCommand::RD;
  } else if (type == MemCommand::WRA) {
    return MemCommand::WR;
  }
  return type;
}