blob: 80c8c113c35a7c5efc84cea300e1e12f7eabb6e2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
|
<?xml version="1.0" ?>
<component id="root" name="root">
<component id="system" name="system" type="System">
<param name="core_tech_node" value="40"/>
<param name="target_core_clockrate" value="1000"/>
<param name="temperature" value="360"/>
<param name="interconnect_projection_type" value="0"/>
<param name="device_type" value="0"/>
<param name="machine_bits" value="64"/>
<param name="virtual_address_width" value="64"/>
<param name="physical_address_width" value="52"/>
<param name="virtual_memory_page_size" value="4096"/>
<param name="wire_is_mat_type" value="2"/>
<param name="wire_os_mat_type" value="2"/>
<param name="delay_wt" value="100"/>
<param name="area_wt" value="0"/>
<param name="dynamic_power_wt" value="100"/>
<param name="leakage_power_wt" value="0"/>
<param name="cycle_time_wt" value="0"/>
<param name="delay_dev" value="10000"/>
<param name="area_dev" value="10000"/>
<param name="dynamic_power_dev" value="10000"/>
<param name="leakage_power_dev" value="10000"/>
<param name="cycle_time_dev" value="10000"/>
<param name="ed" value="2"/>
<param name="burst_len" value="1"/>
<param name="int_prefetch_w" value="1"/>
<param name="page_sz_bits" value="0"/>
<param name="rpters_in_htree" value="1"/>
<param name="ver_htree_wires_over_array" value="0"/>
<param name="nuca" value="0"/>
<param name="nuca_bank_count" value="0"/>
<param name="force_cache_config" value="0"/>
<param name="wt" value="0"/>
<param name="force_wiretype" value="0"/>
<param name="print_detail" value="1"/>
<param name="add_ecc_b_" value="1"/>
<stat name="total_cycles" value="1856694"/>
<component id="system.mc" name="mc" type="MemoryController">
<param name="mc_clock" value="800"/>
<param name="tech_type" value="0"/>
<param name="mc_type" value="0"/>
<param name="num_mcs" value="1"/>
<param name="type" value="0"/>
<param name="LVDS" value="1"/>
<param name="withPHY" value="0"/>
<param name="llc_line_length" value="64"/>
<param name="memory_channels_per_mc" value="2"/>
<param name="req_window_size_per_channel" value="128"/>
<param name="IO_buffer_size_per_channel" value="128"/>
<param name="databus_width" value="128"/>
<param name="addressbus_width" value="51"/>
<param name="opcode_width" value="16"/>
<param name="peak_transfer_rate" value="6400"/>
<param name="number_ranks" value="2"/>
<param name="reorder_buffer_assoc" value="0"/>
<param name="reorder_buffer_nbanks" value="1"/>
<param name="read_buffer_assoc" value="1"/>
<param name="read_buffer_nbanks" value="1"/>
<param name="read_buffer_tag_width" value="0"/>
<param name="write_buffer_assoc" value="1"/>
<param name="write_buffer_nbanks" value="1"/>
<param name="write_buffer_tag_width" value="0"/>
<param name="wire_mat_type" value="2"/>
<param name="wire_type" value="0"/>
<stat name="memory_reads" value="5454"/>
<stat name="memory_writes" value="2424"/>
<stat name="duty_cycle" value="0.5"/>
</component>
</component>
</component>
|
