blob: 1030b3f49a66023b407d352478ca1b5c1093c849 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
|
/*
* Copyright (c) 2014-2015 ARM Limited
* All rights reserved
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*
* Authors: Andreas Sandberg
*/
#ifndef _LIBNOMALIMODEL_MALI_MIDGARD_HH
#define _LIBNOMALIMODEL_MALI_MIDGARD_HH
#include "gpu.hh"
#include "gpucontrol.hh"
#include "jobcontrol.hh"
#include "mmu.hh"
namespace NoMali {
/**
* Base class for Midgard based GPUs
*/
class MaliMidgard
: public GPU
{
public:
MaliMidgard(unsigned gpuType,
unsigned major, unsigned minor, unsigned status);
MaliMidgard(uint32_t gpuId);
virtual ~MaliMidgard();
protected:
class GPUControlSpec
: public GPUControl
{
public:
GPUControlSpec(MaliMidgard &_gpu)
: GPUControl(_gpu), midgard(_gpu) {}
void reset() override;
private:
MaliMidgard &midgard;
};
virtual void setupControlIdRegisters(RegVector ®s);
GPUControlSpec gpuControl;
JobControl jobControl;
MMU mmu;
private:
const uint32_t gpuId;
};
}
#endif // _LIBNOMALIMODEL_MALI_MIDGARD_HH
|
