blob: 2d166b5af169cbd37ab5f5993ae990cfa00be24d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
|
/*
* Copyright (c) 2014-2015 ARM Limited
* All rights reserved
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*
* Authors: Andreas Sandberg
*/
#include "mmu.hh"
#include "gpu.hh"
#include "regutils.hh"
namespace NoMali {
MMU::MMU(GPU &_gpu)
: GPUBlockInt(_gpu,
RegAddr(MMU_IRQ_RAWSTAT),
RegAddr(MMU_IRQ_CLEAR),
RegAddr(MMU_IRQ_MASK),
RegAddr(MMU_IRQ_STATUS)),
regs(BLOCK_NUM_REGS)
{
}
MMU::~MMU()
{
}
void
MMU::writeReg(RegAddr addr, uint32_t value)
{
switch (addr.value) {
case MMU_IRQ_RAWSTAT:
case MMU_IRQ_CLEAR:
case MMU_IRQ_MASK:
case MMU_IRQ_STATUS:
GPUBlockInt::writeReg(addr, value);
break;
default:
// Ignore writes by default
break;
};
}
void
MMU::onInterrupt(int set)
{
gpu.intMMU(set);
}
}
|
