summaryrefslogtreecommitdiff
path: root/objects/Ide.mpy
blob: c4aa2aca0522fde06367b3be3b9472f8c22af32c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
from Pci import PciDevice

IdeID = Enum('master', 'slave')

simobj IdeDisk(SimObject):
    type = 'IdeDisk'
    delay = Param.Tick(1, "Fixed disk delay in microseconds")
    driveID = Param.IdeID('master', "Drive ID")
    image = Param.DiskImage("Disk image")
    physmem = Param.PhysicalMemory(Super, "Physical memory")

simobj IdeController(PciDevice):
    type = 'IdeController'
    disks = VectorParam.IdeDisk("IDE disks attached to this controller")