IntrControl.mpy « objects « m5 « python - gem5 - gem5

summary refs log tree commit diff

path: root/python/m5/objects/IntrControl.mpy

blob: 144be0fd46b36d93ac37aede5e2715bd74efcb7d (plain)

1
2
3

simobj IntrControl(SimObject):
    type = 'IntrControl'
    cpu = Param.BaseCPU(parent.any, "the cpu")