summaryrefslogtreecommitdiff
path: root/src/arch/alpha/miscregfile.hh
blob: 6105ce6837b7d277d3494cda1d9b99fd6932e7c6 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
/*
 * Copyright (c) 2003-2005 The Regents of The University of Michigan
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met: redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer;
 * redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution;
 * neither the name of the copyright holders nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 * Authors: Steve Reinhardt
 *          Gabe Black
 */

#ifndef __ARCH_ALPHA_MISCREGFILE_HH__
#define __ARCH_ALPHA_MISCREGFILE_HH__

#include <iosfwd>

#include "arch/alpha/ipr.hh"
#include "arch/alpha/types.hh"
#include "sim/host.hh"
#include "sim/serialize.hh"

class Checkpoint;
class ThreadContext;

namespace AlphaISA {

enum MiscRegIndex
{
    MISCREG_FPCR = NumInternalProcRegs,
    MISCREG_UNIQ,
    MISCREG_LOCKFLAG,
    MISCREG_LOCKADDR,
    MISCREG_INTR
};

class MiscRegFile
{
  public:
    friend class RegFile;
    typedef uint64_t InternalProcReg;

  protected:
    uint64_t fpcr;       // floating point condition codes
    uint64_t uniq;       // process-unique register
    bool lock_flag;      // lock flag for LL/SC
    Addr lock_addr;      // lock address for LL/SC
    int intr_flag;

    InternalProcReg ipr[NumInternalProcRegs]; // Internal processor regs

  protected:
    InternalProcReg readIpr(int idx, ThreadContext *tc);
    void setIpr(int idx, InternalProcReg val, ThreadContext *tc);

  public:
    MiscRegFile()
    {
        initializeIprTable();
    }

    // These functions should be removed once the simplescalar cpu
    // model has been replaced.
    int getInstAsid();
    int getDataAsid();

    MiscReg readRegNoEffect(int misc_reg);
    MiscReg readReg(int misc_reg, ThreadContext *tc);

    void setRegNoEffect(int misc_reg, const MiscReg &val);
    void setReg(int misc_reg, const MiscReg &val, ThreadContext *tc);

    void
    clear()
    {
        fpcr = 0;
        uniq = 0;
        lock_flag = 0;
        lock_addr = 0;
        intr_flag = 0;
    }

    void serialize(std::ostream &os);
    void unserialize(Checkpoint *cp, const std::string &section);
};

void copyIprs(ThreadContext *src, ThreadContext *dest);

} // namespace AlphaISA

#endif // __ARCH_ALPHA_MISCREGFILE_HH__