summaryrefslogtreecommitdiff
path: root/src/arch/mips/MipsTLB.py
blob: 8c1a00abe0fef291517c786ab7af26f5f9b84cfe (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
from m5.SimObject import SimObject
from m5.params import *
class MipsTLB(SimObject):
    type = 'MipsTLB'
    abstract = True
    #size = Param.Int("TLB size")

class MipsDTB(MipsTLB):
    type = 'MipsDTB'
    cxx_namespace = 'MipsISA'
    cxx_class = 'DTB'

    #size = 64

class MipsITB(MipsTLB):
    type = 'MipsITB'
    cxx_namespace = 'MipsISA'
    cxx_class = 'ITB'

    #size = 64