summaryrefslogtreecommitdiff
path: root/src/arch/mips/tlb.cc
blob: d78aefab4b2a71685408e23a9389dc7d90d33dfe (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
/*
 * Copyright (c) 2001-2005 The Regents of The University of Michigan
 * Copyright (c) 2007 MIPS Technologies, Inc.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met: redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer;
 * redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution;
 * neither the name of the copyright holders nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 * Authors: Nathan Binkert
 *          Steve Reinhardt
 *          Jaidev Patwardhan
 */

#include <string>
#include <vector>

#include "arch/mips/pra_constants.hh"
#include "arch/mips/pagetable.hh"
#include "arch/mips/tlb.hh"
#include "arch/mips/faults.hh"
#include "arch/mips/utility.hh"
#include "base/inifile.hh"
#include "base/str.hh"
#include "base/trace.hh"
#include "cpu/thread_context.hh"
#include "sim/process.hh"
#include "mem/page_table.hh"
#include "params/MipsDTB.hh"
#include "params/MipsITB.hh"
#include "params/MipsTLB.hh"
#include "params/MipsUTB.hh"


using namespace std;
using namespace MipsISA;

///////////////////////////////////////////////////////////////////////
//
//  MIPS TLB
//

#define MODE2MASK(X)			(1 << (X))

TLB::TLB(const Params *p)
    : BaseTLB(p), size(p->size), nlu(0)
{
    table = new MipsISA::PTE[size];
    memset(table, 0, sizeof(MipsISA::PTE[size]));
    smallPages=0;
}

TLB::~TLB()
{
    if (table)
        delete [] table;
}

// look up an entry in the TLB
MipsISA::PTE *
TLB::lookup(Addr vpn, uint8_t asn) const
{
    // assume not found...
    MipsISA::PTE *retval = NULL;
    PageTable::const_iterator i = lookupTable.find(vpn);
    if (i != lookupTable.end()) {
        while (i->first == vpn) {
            int index = i->second;
            MipsISA::PTE *pte = &table[index];

            /* 1KB TLB Lookup code - from MIPS ARM Volume III - Rev. 2.50 */
            Addr Mask = pte->Mask;
            Addr InvMask = ~Mask;
            Addr VPN  = pte->VPN;
            //	    warn("Valid: %d - %d\n",pte->V0,pte->V1);
            if(((vpn & InvMask) == (VPN & InvMask)) && (pte->G  || (asn == pte->asid)))
              { // We have a VPN + ASID Match
                retval = pte;
                break;
              }
            ++i;
        }
    }

    DPRINTF(TLB, "lookup %#x, asn %#x -> %s ppn %#x\n", vpn, (int)asn,
            retval ? "hit" : "miss", retval ? retval->PFN1 : 0);
    return retval;
}

MipsISA::PTE* TLB::getEntry(unsigned Index) const
{
    // Make sure that Index is valid
    assert(Index<size);
    return &table[Index];
}

int TLB::probeEntry(Addr vpn,uint8_t asn) const
{
    // assume not found...
    MipsISA::PTE *retval = NULL;
    int Ind=-1;
    PageTable::const_iterator i = lookupTable.find(vpn);
    if (i != lookupTable.end()) {
        while (i->first == vpn) {
            int index = i->second;
            MipsISA::PTE *pte = &table[index];

            /* 1KB TLB Lookup code - from MIPS ARM Volume III - Rev. 2.50 */
            Addr Mask = pte->Mask;
            Addr InvMask = ~Mask;
            Addr VPN  = pte->VPN;
            if(((vpn & InvMask) == (VPN & InvMask)) && (pte->G  || (asn == pte->asid)))
              { // We have a VPN + ASID Match
                retval = pte;
                Ind = index;
                break;
              }

            ++i;
        }
    }
    DPRINTF(MipsPRA,"VPN: %x, asid: %d, Result of TLBP: %d\n",vpn,asn,Ind);
    return Ind;
}
Fault inline
TLB::checkCacheability(RequestPtr &req)
{
  Addr VAddrUncacheable = 0xA0000000;
  // In MIPS, cacheability is controlled by certain bits of the virtual address
  // or by the TLB entry
  if((req->getVaddr() & VAddrUncacheable) == VAddrUncacheable) {
    // mark request as uncacheable
    req->setFlags(req->getFlags() | UNCACHEABLE);
  }
  return NoFault;
}
void TLB::insertAt(MipsISA::PTE &pte, unsigned Index, int _smallPages)
{
  smallPages=_smallPages;
  if(Index > size){
    warn("Attempted to write at index (%d) beyond TLB size (%d)",Index,size);
  } else {
    // Update TLB
    DPRINTF(TLB,"TLB[%d]: %x %x %x %x\n",Index,pte.Mask<<11,((pte.VPN << 11) | pte.asid),((pte.PFN0 <<6) | (pte.C0 << 3) | (pte.D0 << 2) | (pte.V0 <<1) | pte.G),
            ((pte.PFN1 <<6) | (pte.C1 << 3) | (pte.D1 << 2) | (pte.V1 <<1) | pte.G));
    if(table[Index].V0 == true || table[Index].V1 == true){ // Previous entry is valid
      PageTable::iterator i = lookupTable.find(table[Index].VPN);
      lookupTable.erase(i);
    }
    table[Index]=pte;
    // Update fast lookup table
    lookupTable.insert(make_pair(table[Index].VPN, Index));
    //    int TestIndex=probeEntry(pte.VPN,pte.asid);
    //    warn("Inserted at: %d, Found at: %d (%x)\n",Index,TestIndex,pte.Mask);
  }

}

// insert a new TLB entry
void
TLB::insert(Addr addr, MipsISA::PTE &pte)
{
  fatal("TLB Insert not yet implemented\n");


  /*    MipsISA::VAddr vaddr = addr;
    if (table[nlu].valid) {
        Addr oldvpn = table[nlu].tag;
        PageTable::iterator i = lookupTable.find(oldvpn);

        if (i == lookupTable.end())
            panic("TLB entry not found in lookupTable");

        int index;
        while ((index = i->second) != nlu) {
            if (table[index].tag != oldvpn)
                panic("TLB entry not found in lookupTable");

            ++i;
        }

        DPRINTF(TLB, "remove @%d: %#x -> %#x\n", nlu, oldvpn, table[nlu].ppn);

        lookupTable.erase(i);
    }

    DPRINTF(TLB, "insert @%d: %#x -> %#x\n", nlu, vaddr.vpn(), pte.ppn);

    table[nlu] = pte;
    table[nlu].tag = vaddr.vpn();
    table[nlu].valid = true;

    lookupTable.insert(make_pair(vaddr.vpn(), nlu));
    nextnlu();
  */
}

void
TLB::flushAll()
{
    DPRINTF(TLB, "flushAll\n");
    memset(table, 0, sizeof(MipsISA::PTE[size]));
    lookupTable.clear();
    nlu = 0;
}

void
TLB::serialize(ostream &os)
{
    SERIALIZE_SCALAR(size);
    SERIALIZE_SCALAR(nlu);

    for (int i = 0; i < size; i++) {
        nameOut(os, csprintf("%s.PTE%d", name(), i));
        table[i].serialize(os);
    }
}

void
TLB::unserialize(Checkpoint *cp, const string &section)
{
    UNSERIALIZE_SCALAR(size);
    UNSERIALIZE_SCALAR(nlu);

    for (int i = 0; i < size; i++) {
        table[i].unserialize(cp, csprintf("%s.PTE%d", section, i));
        if (table[i].V0 || table[i].V1) {
            lookupTable.insert(make_pair(table[i].VPN, i));
        }
    }
}

void
TLB::regStats()
{
    read_hits
        .name(name() + ".read_hits")
        .desc("DTB read hits")
        ;

    read_misses
        .name(name() + ".read_misses")
        .desc("DTB read misses")
        ;


    read_accesses
        .name(name() + ".read_accesses")
        .desc("DTB read accesses")
        ;

    write_hits
        .name(name() + ".write_hits")
        .desc("DTB write hits")
        ;

    write_misses
        .name(name() + ".write_misses")
        .desc("DTB write misses")
        ;


    write_accesses
        .name(name() + ".write_accesses")
        .desc("DTB write accesses")
        ;

    hits
        .name(name() + ".hits")
        .desc("DTB hits")
        ;

    misses
        .name(name() + ".misses")
        .desc("DTB misses")
        ;

    invalids
        .name(name() + ".invalids")
        .desc("DTB access violations")
        ;

    accesses
        .name(name() + ".accesses")
        .desc("DTB accesses")
        ;

    hits = read_hits + write_hits;
    misses = read_misses + write_misses;
    accesses = read_accesses + write_accesses;
}

Fault
ITB::translate(RequestPtr &req, ThreadContext *tc)
{
#if !FULL_SYSTEM
    Process * p = tc->getProcessPtr();

    Fault fault = p->pTable->translate(req);
    if(fault != NoFault)
        return fault;

    return NoFault;
#else
  if(MipsISA::IsKSeg0(req->getVaddr()))
    {
      // Address will not be translated through TLB, set response, and go!
      req->setPaddr(MipsISA::KSeg02Phys(req->getVaddr()));
      if(MipsISA::getOperatingMode(tc->readMiscReg(MipsISA::Status)) != mode_kernel || req->isMisaligned())
        {
          AddressErrorFault *Flt = new AddressErrorFault();
          /* BadVAddr must be set */
          Flt->BadVAddr = req->getVaddr();
          return Flt;
        }
    }
  else if(MipsISA::IsKSeg1(req->getVaddr()))
    {
      // Address will not be translated through TLB, set response, and go!
      req->setPaddr(MipsISA::KSeg02Phys(req->getVaddr()));
    }
  else
    {
      /* This is an optimization - smallPages is updated every time a TLB operation is performed
         That way, we don't need to look at Config3 _ SP and PageGrain _ ESP every time we
         do a TLB lookup */
      Addr VPN;
      if(smallPages==1){
        VPN=((req->getVaddr() >> 11));
      } else {
        VPN=((req->getVaddr() >> 11) & 0xFFFFFFFC);
      }
      uint8_t Asid = req->getAsid();
      if(req->isMisaligned()){ // Unaligned address!
        AddressErrorFault *Flt = new AddressErrorFault();
        /* BadVAddr must be set */
        Flt->BadVAddr = req->getVaddr();
        return Flt;
      }
      MipsISA::PTE *pte = lookup(VPN,Asid);
      if(pte != NULL)
        {// Ok, found something
          /* Check for valid bits */
          int EvenOdd;
          bool Valid;
          if((((req->getVaddr()) >> pte->AddrShiftAmount) & 1) ==0){
            // Check even bits
            Valid = pte->V0;
            EvenOdd = 0;
          } else {
            // Check odd bits
            Valid = pte->V1;
            EvenOdd = 1;
          }

          if(Valid == false)
            {//Invalid entry
              ItbInvalidFault *Flt = new ItbInvalidFault();
              /* EntryHi VPN, ASID fields must be set */
              Flt->EntryHi_Asid = Asid;
              Flt->EntryHi_VPN2 = (VPN>>2);
              Flt->EntryHi_VPN2X = (VPN & 0x3);

              /* BadVAddr must be set */
              Flt->BadVAddr = req->getVaddr();

              /* Context must be set */
              Flt->Context_BadVPN2 = (VPN >> 2);
              return Flt;
            }
          else
            {// Ok, this is really a match, set paddr
              //	      hits++;
              Addr PAddr;
              if(EvenOdd == 0){
                PAddr = pte->PFN0;
              }else{
                PAddr = pte->PFN1;
              }
              PAddr >>= (pte->AddrShiftAmount-12);
              PAddr <<= pte->AddrShiftAmount;
              PAddr |= ((req->getVaddr()) & pte->OffsetMask);
              req->setPaddr(PAddr);


            }
        }
      else
        { // Didn't find any match, return a TLB Refill Exception
          //	  misses++;
          ItbRefillFault *Flt=new ItbRefillFault();
          /* EntryHi VPN, ASID fields must be set */
          Flt->EntryHi_Asid = Asid;
          Flt->EntryHi_VPN2 = (VPN>>2);
          Flt->EntryHi_VPN2X = (VPN & 0x3);


          /* BadVAddr must be set */
          Flt->BadVAddr = req->getVaddr();

          /* Context must be set */
          Flt->Context_BadVPN2 = (VPN >> 2);
          return Flt;
        }
    }
  return checkCacheability(req);
#endif
}

Fault
DTB::translate(RequestPtr &req, ThreadContext *tc, bool write)
{
#if !FULL_SYSTEM
    Process * p = tc->getProcessPtr();

    Fault fault = p->pTable->translate(req);
    if(fault != NoFault)
        return fault;

    return NoFault;
#else
  if(MipsISA::IsKSeg0(req->getVaddr()))
    {
      // Address will not be translated through TLB, set response, and go!
      req->setPaddr(MipsISA::KSeg02Phys(req->getVaddr()));
      if(MipsISA::getOperatingMode(tc->readMiscReg(MipsISA::Status)) != mode_kernel || req->isMisaligned())
        {
          StoreAddressErrorFault *Flt = new StoreAddressErrorFault();
          /* BadVAddr must be set */
          Flt->BadVAddr = req->getVaddr();

          return Flt;
        }
    }
  else if(MipsISA::IsKSeg1(req->getVaddr()))
    {
      // Address will not be translated through TLB, set response, and go!
      req->setPaddr(MipsISA::KSeg02Phys(req->getVaddr()));
    }
  else
    {
      /* This is an optimization - smallPages is updated every time a TLB operation is performed
         That way, we don't need to look at Config3 _ SP and PageGrain _ ESP every time we
         do a TLB lookup */
      Addr VPN=((req->getVaddr() >> 11) & 0xFFFFFFFC);
      if(smallPages==1){
        VPN=((req->getVaddr() >> 11));
      }
      uint8_t Asid = req->getAsid();
      MipsISA::PTE *pte = lookup(VPN,Asid);
      if(req->isMisaligned()){ // Unaligned address!
        StoreAddressErrorFault *Flt = new StoreAddressErrorFault();
        /* BadVAddr must be set */
        Flt->BadVAddr = req->getVaddr();
        return Flt;
      }
      if(pte != NULL)
        {// Ok, found something
          /* Check for valid bits */
          int EvenOdd;
          bool Valid;
          bool Dirty;
          if(((((req->getVaddr()) >> pte->AddrShiftAmount) & 1)) ==0){
            // Check even bits
            Valid = pte->V0;
            Dirty = pte->D0;
            EvenOdd = 0;

          } else {
            // Check odd bits
            Valid = pte->V1;
            Dirty = pte->D1;
            EvenOdd = 1;
          }

          if(Valid == false)
            {//Invalid entry
              //	      invalids++;
              DtbInvalidFault *Flt = new DtbInvalidFault();
              /* EntryHi VPN, ASID fields must be set */
              Flt->EntryHi_Asid = Asid;
              Flt->EntryHi_VPN2 = (VPN>>2);
              Flt->EntryHi_VPN2X = (VPN & 0x3);


              /* BadVAddr must be set */
              Flt->BadVAddr = req->getVaddr();

              /* Context must be set */
              Flt->Context_BadVPN2 = (VPN >> 2);

              return Flt;
            }
          else
            {// Ok, this is really a match, set paddr
              //	      hits++;
              if(!Dirty)
                {
                  TLBModifiedFault *Flt = new TLBModifiedFault();
                  /* EntryHi VPN, ASID fields must be set */
                  Flt->EntryHi_Asid = Asid;
                  Flt->EntryHi_VPN2 = (VPN>>2);
                  Flt->EntryHi_VPN2X = (VPN & 0x3);


                  /* BadVAddr must be set */
                  Flt->BadVAddr = req->getVaddr();

                  /* Context must be set */
                  Flt->Context_BadVPN2 = (VPN >> 2);
                  return Flt;

                }
              Addr PAddr;
              if(EvenOdd == 0){
                PAddr = pte->PFN0;
              }else{
                PAddr = pte->PFN1;
              }
              PAddr >>= (pte->AddrShiftAmount-12);
              PAddr <<= pte->AddrShiftAmount;
              PAddr |= ((req->getVaddr()) & pte->OffsetMask);
              req->setPaddr(PAddr);
            }
        }
      else
        { // Didn't find any match, return a TLB Refill Exception
          //	  misses++;
          DtbRefillFault *Flt=new DtbRefillFault();
          /* EntryHi VPN, ASID fields must be set */
          Flt->EntryHi_Asid = Asid;
          Flt->EntryHi_VPN2 = (VPN>>2);
          Flt->EntryHi_VPN2X = (VPN & 0x3);


          /* BadVAddr must be set */
          Flt->BadVAddr = req->getVaddr();

          /* Context must be set */
          Flt->Context_BadVPN2 = (VPN >> 2);
          return Flt;
        }
    }
    return checkCacheability(req);
#endif
}

///////////////////////////////////////////////////////////////////////
//
//  Mips ITB
//
ITB::ITB(const Params *p)
    : TLB(p)
{}


// void
// ITB::regStats()
// {
//   /*    hits - causes failure for some reason
// 	.name(name() + ".hits")
// 	.desc("ITB hits");
//     misses
// 	.name(name() + ".misses")
// 	.desc("ITB misses");
//     acv
// 	.name(name() + ".acv")
// 	.desc("ITB acv");
//     accesses
// 	.name(name() + ".accesses")
// 	.desc("ITB accesses");

// 	accesses = hits + misses + invalids; */
// }



///////////////////////////////////////////////////////////////////////
//
//  Mips DTB
//
DTB::DTB(const Params *p)
    : TLB(p)
{}

///////////////////////////////////////////////////////////////////////
//
//  Mips UTB
//
UTB::UTB(const Params *p)
    : ITB(p), DTB(p)
{}



MipsISA::PTE &
TLB::index(bool advance)
{
    MipsISA::PTE *pte = &table[nlu];

    if (advance)
        nextnlu();

    return *pte;
}

MipsISA::ITB *
MipsITBParams::create()
{
    return new MipsISA::ITB(this);
}

MipsISA::DTB *
MipsDTBParams::create()
{
    return new MipsISA::DTB(this);
}

MipsISA::UTB *
MipsUTBParams::create()
{
    return new MipsISA::UTB(this);
}