1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
|
#ifndef __ARCH_RISCV_BITFIELDS_HH__
#define __ARCH_RISCV_BITFIELDS_HH__
#include "base/bitfield.hh"
#define CSRIMM bits(machInst, 19, 15)
#define FUNCT12 bits(machInst, 31, 20)
#define IMM5 bits(machInst, 11, 7)
#define IMM7 bits(machInst, 31, 25)
#define IMMSIGN bits(machInst, 31)
#define OPCODE bits(machInst, 6, 0)
#define AQ bits(machInst, 26)
#define RD bits(machInst, 11, 7)
#define RL bits(machInst, 25)
#define RS1 bits(machInst, 19, 15)
#define RS2 bits(machInst, 24, 20)
#endif // __ARCH_RISCV_BITFIELDS_HH__
|
