summaryrefslogtreecommitdiff
path: root/src/arch/sparc/insts/branch.hh
blob: 544b049d3bdab2fc055165509edbf096cb66a7b7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
/*
 * Copyright (c) 2006-2007 The Regents of The University of Michigan
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met: redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer;
 * redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution;
 * neither the name of the copyright holders nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 * Authors: Gabe Black
 *          Steve Reinhardt
 */

#ifndef __ARCH_SPARC_INSTS_BRANCH_HH__
#define __ARCH_SPARC_INSTS_BRANCH_HH__

#include "arch/sparc/insts/static_inst.hh"

////////////////////////////////////////////////////////////////////
//
// Branch instructions
//

namespace SparcISA
{

/**
 * Base class for branch operations.
 */
class Branch : public SparcStaticInst
{
  protected:
    using SparcStaticInst::SparcStaticInst;

    std::string generateDisassembly(
            Addr pc, const SymbolTable *symtab) const override;
};

/**
 * Base class for branch operations with an immediate displacement.
 */
class BranchDisp : public Branch
{
  protected:
    BranchDisp(const char *mnem, ExtMachInst _machInst, OpClass __opClass,
               int32_t _disp) :
        Branch(mnem, _machInst, __opClass), disp(_disp)
    {}

    std::string generateDisassembly(
            Addr pc, const SymbolTable *symtab) const override;

    int32_t disp;
};

/**
 * Base class for branches with n bit displacements.
 */
template<int bits>
class BranchNBits : public BranchDisp
{
  protected:
    // Constructor
    BranchNBits(const char *mnem, ExtMachInst _machInst, OpClass __opClass) :
        BranchDisp(mnem, _machInst, __opClass,
                   sext<bits + 2>((_machInst & mask(bits)) << 2))
    {}
};

/**
 * Base class for 16bit split displacements.
 */
class BranchSplit : public BranchDisp
{
  protected:
    // Constructor
    BranchSplit(const char *mnem, ExtMachInst _machInst, OpClass __opClass) :
        BranchDisp(mnem, _machInst, __opClass,
                   sext<18>((bits(_machInst, 21, 20) << 16) |
                            (bits(_machInst, 13, 0) << 2)))
    {}
};

/**
 * Base class for branches that use an immediate and a register to
 * compute their displacements.
 */
class BranchImm13 : public Branch
{
  protected:
    // Constructor
    BranchImm13(const char *mnem, ExtMachInst _machInst, OpClass __opClass) :
        Branch(mnem, _machInst, __opClass),
        imm(sext<13>(bits(_machInst, 12, 0)))
    {}

    std::string generateDisassembly(
            Addr pc, const SymbolTable *symtab) const override;

    int32_t imm;
};

}

#endif // __ARCH_SPARC_INSTS_BRANCH_HH__