summaryrefslogtreecommitdiff
path: root/src/arch/sparc/isa/formats/micro.isa
blob: 2138ba6f5aedac11e6f167128ec2355814bc4b6a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
// Copyright (c) 2006-2007 The Regents of The University of Michigan
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are
// met: redistributions of source code must retain the above copyright
// notice, this list of conditions and the following disclaimer;
// redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in the
// documentation and/or other materials provided with the distribution;
// neither the name of the copyright holders nor the names of its
// contributors may be used to endorse or promote products derived from
// this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
// Authors: Gabe Black

// This delcares the initiateAcc function in memory operations
def template MacroInitiateAcc {{
    Fault
    initiateAcc(%(CPU_exec_context)s *, Trace::InstRecord *) const
    {
        panic("Tried to execute a macroop directly!\n");
        return NoFault;
    }
}};

def template MacroCompleteAcc {{
    Fault
    completeAcc(PacketPtr, %(CPU_exec_context)s *, Trace::InstRecord *) const
    {
        panic("Tried to execute a macroop directly!\n");
        return NoFault;
    }
}};

// This template provides the execute functions for a store
def template MacroExecute {{
    Fault
    execute(%(CPU_exec_context)s *, Trace::InstRecord *) const
    {
        panic("Tried to execute a macroop directly!\n");
        return NoFault;
    }
}};

output header {{

        class SparcMacroInst : public SparcStaticInst
        {
          protected:
            const uint32_t numMicroops;

            // Constructor.
            SparcMacroInst(const char *mnem, ExtMachInst _machInst,
                    OpClass __opClass, uint32_t _numMicroops)
                        : SparcStaticInst(mnem, _machInst, __opClass),
                        numMicroops(_numMicroops)
            {
                assert(numMicroops);
                microops = new StaticInstPtr[numMicroops];
                flags[IsMacroop] = true;
            }

            ~SparcMacroInst()
            {
                delete [] microops;
            }

            std::string generateDisassembly(Addr pc,
                const SymbolTable *symtab) const;

            StaticInstPtr * microops;

            StaticInstPtr
            fetchMicroop(MicroPC upc) const
            {
                assert(upc < numMicroops);
                return microops[upc];
            }

            %(MacroExecute)s
            %(MacroInitiateAcc)s
            %(MacroCompleteAcc)s
        };

        class SparcMicroInst : public SparcStaticInst
        {
          protected:
            // Constructor.
            SparcMicroInst(const char *mnem,
                    ExtMachInst _machInst, OpClass __opClass)
                        : SparcStaticInst(mnem, _machInst, __opClass)
            {
                flags[IsMicroop] = true;
            }

            void
            advancePC(SparcISA::PCState &pcState) const
            {
                if (flags[IsLastMicroop])
                    pcState.uEnd();
                else
                    pcState.uAdvance();
            }
        };

        class SparcDelayedMicroInst : public SparcMicroInst
        {
          protected:
            // Constructor.
            SparcDelayedMicroInst(const char *mnem,
                    ExtMachInst _machInst, OpClass __opClass)
                        : SparcMicroInst(mnem, _machInst, __opClass)
            {
                flags[IsDelayedCommit] = true;
            }
        };
}};

output decoder {{

        std::string
        SparcMacroInst::generateDisassembly(Addr pc,
                const SymbolTable *symtab) const
        {
            std::stringstream response;

            printMnemonic(response, mnemonic);

            return response.str();
        }

}};