summaryrefslogtreecommitdiff
path: root/src/arch/x86/isa/insts/general_purpose/compare_and_test/bit_test.py
blob: 883ec4411d2a7ce3ae657ea3471c45cd7653b968 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
# Copyright (c) 2007 The Hewlett-Packard Development Company
# All rights reserved.
#
# Redistribution and use of this software in source and binary forms,
# with or without modification, are permitted provided that the
# following conditions are met:
#
# The software must be used only for Non-Commercial Use which means any
# use which is NOT directed to receiving any direct monetary
# compensation for, or commercial advantage from such use.  Illustrative
# examples of non-commercial use are academic research, personal study,
# teaching, education and corporate research & development.
# Illustrative examples of commercial use are distributing products for
# commercial advantage and providing services using the software for
# commercial advantage.
#
# If you wish to use this software or functionality therein that may be
# covered by patents for commercial use, please contact:
#     Director of Intellectual Property Licensing
#     Office of Strategy and Technology
#     Hewlett-Packard Company
#     1501 Page Mill Road
#     Palo Alto, California  94304
#
# Redistributions of source code must retain the above copyright notice,
# this list of conditions and the following disclaimer.  Redistributions
# in binary form must reproduce the above copyright notice, this list of
# conditions and the following disclaimer in the documentation and/or
# other materials provided with the distribution.  Neither the name of
# the COPYRIGHT HOLDER(s), HEWLETT-PACKARD COMPANY, nor the names of its
# contributors may be used to endorse or promote products derived from
# this software without specific prior written permission.  No right of
# sublicense is granted herewith.  Derivatives of the software and
# output created using the software may be prepared, but only for
# Non-Commercial Uses.  Derivatives of the software may be shared with
# others provided: (i) the others agree to abide by the list of
# conditions herein which includes the Non-Commercial Use restrictions;
# and (ii) such Derivatives of the software include the above copyright
# notice to acknowledge the contribution from this software where
# applicable, this list of conditions and the disclaimer below.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# Authors: Gabe Black

microcode = '''
def macroop BT_R_I {
    sexti t0, reg, imm, flags=(CF,)
};

def macroop BT_M_I {
    limm t1, imm
    # This fudges just a tiny bit, but it's reasonable to expect the
    # microcode generation logic to have the log of the various sizes
    # floating around as well.
    srai t2, t1, "(env.dataSize == 8) ? 3 : ((env.dataSize == 4) ? 2 : 1)"
    add t2, t2, base
    ld t1, seg, [scale, index, t2], disp
    sexti t0, t1, imm, flags=(CF,)
};

def macroop BT_P_I {
    rdip t7
    limm t1, imm
    srai t2, t1, "(env.dataSize == 8) ? 3 : ((env.dataSize == 4) ? 2 : 1)"
    ld t1, seg, [1, t2, t7]
    sexti t0, t1, imm, flags=(CF,)
};

def macroop BT_R_R {
    sext t0, reg, regm, flags=(CF,)
};

def macroop BT_M_R {
    limm t1, imm
    srai t2, t1, "(env.dataSize == 8) ? 3 : ((env.dataSize == 4) ? 2 : 1)"
    add t2, t2, base
    ld t1, seg, [scale, index, t2], disp
    sext t0, t1, reg, flags=(CF,)
};

def macroop BT_P_R {
    rdip t7
    limm t1, imm
    srai t2, t1, "(env.dataSize == 8) ? 3 : ((env.dataSize == 4) ? 2 : 1)"
    ld t1, seg, [1, t2, t7]
    sext t0, t1, reg, flags=(CF,)
};

def macroop BTC_R_I {
    sexti t0, reg, imm, flags=(CF,)
    limm t1, 1
    roli t1, t1, imm
    xor reg, reg, t1
};

def macroop BTC_M_I {
    limm t1, imm
    # This fudges just a tiny bit, but it's reasonable to expect the
    # microcode generation logic to have the log of the various sizes
    # floating around as well.
    srai t2, t1, "(env.dataSize == 8) ? 3 : ((env.dataSize == 4) ? 2 : 1)"
    add t2, t2, base
    limm t3, 1
    roli t3, t3, imm
    ldst t1, seg, [scale, index, t2], disp
    sexti t0, t1, imm, flags=(CF,)
    xor t1, t1, t3
    st t1, seg, [scale, index, t2], disp
};

def macroop BTC_P_I {
    rdip t7
    limm t1, imm
    srai t2, t1, "(env.dataSize == 8) ? 3 : ((env.dataSize == 4) ? 2 : 1)"
    limm t3, 1
    roli t3, t3, imm
    ldst t1, seg, [1, t2, t7]
    sexti t0, t1, imm, flags=(CF,)
    xor t1, t1, t3
    st t1, seg, [scale, index, t2], disp
};

def macroop BTC_R_R {
    sext t0, reg, regm, flags=(CF,)
    limm t1, 1
    rol t1, t1, regm
    xor reg, reg, t1
};

def macroop BTC_M_R {
    limm t1, imm
    srai t2, t1, "(env.dataSize == 8) ? 3 : ((env.dataSize == 4) ? 2 : 1)"
    add t2, t2, base
    limm t3, 1
    rol t3, t3, reg
    ldst t1, seg, [scale, index, t2], disp
    sext t0, t1, reg, flags=(CF,)
    xor t1, t1, t3
    st t1, seg, [scale, index, t2], disp
};

def macroop BTC_P_R {
    rdip t7
    limm t1, imm
    srai t2, t1, "(env.dataSize == 8) ? 3 : ((env.dataSize == 4) ? 2 : 1)"
    limm t3, 1
    rol t3, t3, reg
    ldst t1, seg, [1, t2, t7]
    sext t0, t1, reg, flags=(CF,)
    xor t1, t1, t3
    st t1, seg, [scale, index, t2], disp
};

def macroop BTR_R_I {
    sexti t0, reg, imm, flags=(CF,)
    limm t1, "(uint64_t(-(2ULL)))"
    roli t1, t1, imm
    and reg, reg, t1
};

def macroop BTR_M_I {
    limm t1, imm
    # This fudges just a tiny bit, but it's reasonable to expect the
    # microcode generation logic to have the log of the various sizes
    # floating around as well.
    srai t2, t1, "(env.dataSize == 8) ? 3 : ((env.dataSize == 4) ? 2 : 1)"
    add t2, t2, base
    limm t3, "(uint64_t(-(2ULL)))"
    roli t3, t3, imm
    ldst t1, seg, [scale, index, t2], disp
    sexti t0, t1, imm, flags=(CF,)
    and t1, t1, t3
    st t1, seg, [scale, index, t2], disp
};

def macroop BTR_P_I {
    rdip t7
    limm t1, imm
    srai t2, t1, "(env.dataSize == 8) ? 3 : ((env.dataSize == 4) ? 2 : 1)"
    limm t3, "(uint64_t(-(2ULL)))"
    roli t3, t3, imm
    ldst t1, seg, [1, t2, t7]
    sexti t0, t1, imm, flags=(CF,)
    and t1, t1, t3
    st t1, seg, [scale, index, t2], disp
};

def macroop BTR_R_R {
    sext t0, reg, regm, flags=(CF,)
    limm t1, "(uint64_t(-(2ULL)))"
    rol t1, t1, regm
    and reg, reg, t1
};

def macroop BTR_M_R {
    limm t1, imm
    srai t2, t1, "(env.dataSize == 8) ? 3 : ((env.dataSize == 4) ? 2 : 1)"
    add t2, t2, base
    limm t3, "(uint64_t(-(2ULL)))"
    rol t3, t3, reg
    ldst t1, seg, [scale, index, t2], disp
    sext t0, t1, reg, flags=(CF,)
    and t1, t1, t3
    st t1, seg, [scale, index, t2], disp
};

def macroop BTR_P_R {
    rdip t7
    limm t1, imm
    srai t2, t1, "(env.dataSize == 8) ? 3 : ((env.dataSize == 4) ? 2 : 1)"
    limm t3, "(uint64_t(-(2ULL)))"
    rol t3, t3, reg
    ldst t1, seg, [1, t2, t7]
    sext t0, t1, reg, flags=(CF,)
    and t1, t1, t3
    st t1, seg, [scale, index, t2], disp
};

def macroop BTS_R_I {
    sexti t0, reg, imm, flags=(CF,)
    limm t1, 1
    roli t1, t1, imm
    or reg, reg, t1
};

def macroop BTS_M_I {
    limm t1, imm
    # This fudges just a tiny bit, but it's reasonable to expect the
    # microcode generation logic to have the log of the various sizes
    # floating around as well.
    srai t2, t1, "(env.dataSize == 8) ? 3 : ((env.dataSize == 4) ? 2 : 1)"
    add t2, t2, base
    limm t3, 1
    roli t3, t3, imm
    ldst t1, seg, [scale, index, t2], disp
    sexti t0, t1, imm, flags=(CF,)
    or t1, t1, t3
    st t1, seg, [scale, index, t2], disp
};

def macroop BTS_P_I {
    rdip t7
    limm t1, imm
    srai t2, t1, "(env.dataSize == 8) ? 3 : ((env.dataSize == 4) ? 2 : 1)"
    limm t3, 1
    roli t3, t3, imm
    ldst t1, seg, [1, t2, t7]
    sexti t0, t1, imm, flags=(CF,)
    or t1, t1, t3
    st t1, seg, [scale, index, t2], disp
};

def macroop BTS_R_R {
    sext t0, reg, regm, flags=(CF,)
    limm t1, 1
    rol t1, t1, regm
    or reg, reg, t1
};

def macroop BTS_M_R {
    limm t1, imm
    srai t2, t1, "(env.dataSize == 8) ? 3 : ((env.dataSize == 4) ? 2 : 1)"
    add t2, t2, base
    limm t3, 1
    rol t3, t3, reg
    ldst t1, seg, [scale, index, t2], disp
    sext t0, t1, reg, flags=(CF,)
    or t1, t1, t3
    st t1, seg, [scale, index, t2], disp
};

def macroop BTS_P_R {
    rdip t7
    limm t1, imm
    srai t2, t1, "(env.dataSize == 8) ? 3 : ((env.dataSize == 4) ? 2 : 1)"
    limm t3, 1
    rol t3, t3, reg
    ldst t1, seg, [1, t2, t7]
    sext t0, t1, reg, flags=(CF,)
    or t1, t1, t3
    st t1, seg, [scale, index, t2], disp
};
'''