summaryrefslogtreecommitdiff
path: root/src/cpu/o3/scoreboard.cc
blob: b0e433620256f22ee0946001570e03b693762036 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
/*
 * Copyright (c) 2004-2005 The Regents of The University of Michigan
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met: redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer;
 * redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution;
 * neither the name of the copyright holders nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#include "cpu/o3/scoreboard.hh"

Scoreboard::Scoreboard(unsigned activeThreads,
                       unsigned _numLogicalIntRegs,
                       unsigned _numPhysicalIntRegs,
                       unsigned _numLogicalFloatRegs,
                       unsigned _numPhysicalFloatRegs,
                       unsigned _numMiscRegs,
                       unsigned _zeroRegIdx)
    : numLogicalIntRegs(_numLogicalIntRegs),
      numPhysicalIntRegs(_numPhysicalIntRegs),
      numLogicalFloatRegs(_numLogicalFloatRegs),
      numPhysicalFloatRegs(_numPhysicalFloatRegs),
      numMiscRegs(_numMiscRegs),
      zeroRegIdx(_zeroRegIdx)
{
    //Get Register Sizes
    numLogicalRegs = numLogicalIntRegs  + numLogicalFloatRegs;
    numPhysicalRegs = numPhysicalIntRegs  + numPhysicalFloatRegs;

    //Resize scoreboard appropriately
    regScoreBoard.resize(numPhysicalRegs + (numMiscRegs * activeThreads));

    //Initialize values
    for (int i=0; i < numLogicalIntRegs * activeThreads; i++) {
        regScoreBoard[i] = 1;
    }

    for (int i= numPhysicalIntRegs;
         i < numPhysicalIntRegs + (numLogicalFloatRegs * activeThreads);
         i++) {
        regScoreBoard[i] = 1;
    }

    for (int i = numPhysicalRegs;
         i < numPhysicalRegs + (numMiscRegs * activeThreads);
         i++) {
        regScoreBoard[i] = 1;
    }
}

std::string
Scoreboard::name() const
{
    return "cpu.scoreboard";
}

bool
Scoreboard::getReg(PhysRegIndex phys_reg)
{
    // Always ready if int or fp zero reg.
    if (phys_reg == zeroRegIdx ||
        phys_reg == (zeroRegIdx + numPhysicalIntRegs)) {
        return 1;
    }

    return regScoreBoard[phys_reg];
}

void
Scoreboard::setReg(PhysRegIndex phys_reg)
{
    DPRINTF(Scoreboard, "Setting reg %i as ready\n", phys_reg);

    regScoreBoard[phys_reg] = 1;
}

void
Scoreboard::unsetReg(PhysRegIndex ready_reg)
{
    if (ready_reg == zeroRegIdx ||
        ready_reg == (zeroRegIdx + numPhysicalIntRegs)) {
        // Don't do anything if int or fp zero reg.
        return;
    }

    regScoreBoard[ready_reg] = 0;
}